summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2015-11-18 23:12:20 +0000
committerQuentin Colombet <qcolombet@apple.com>2015-11-18 23:12:20 +0000
commitf6645cce9195f7f94f2ac76a1e61dcf80e8dde69 (patch)
tree62ddf389dc4f0dc54686d910aa6a9b2b5786ddd8 /llvm
parenteb3bc60e62f5da813f8ecd9d9f587c33126d44f2 (diff)
downloadbcm5719-llvm-f6645cce9195f7f94f2ac76a1e61dcf80e8dde69.tar.gz
bcm5719-llvm-f6645cce9195f7f94f2ac76a1e61dcf80e8dde69.zip
[AArch64] Enable shrink-wrapping by default.
Differential Revision: http://reviews.llvm.org/D14360 rdar://problem/20820748 llvm-svn: 253520
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/AArch64/AArch64FrameLowering.h5
-rw-r--r--llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll2
2 files changed, 6 insertions, 1 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64FrameLowering.h b/llvm/lib/Target/AArch64/AArch64FrameLowering.h
index 16dab2f5754..427afdf4acb 100644
--- a/llvm/lib/Target/AArch64/AArch64FrameLowering.h
+++ b/llvm/lib/Target/AArch64/AArch64FrameLowering.h
@@ -60,6 +60,11 @@ public:
void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
RegScavenger *RS) const override;
+
+ /// Returns true if the target will correctly handle shrink wrapping.
+ bool enableShrinkWrapping(const MachineFunction &MF) const override {
+ return true;
+ }
};
} // End llvm namespace
diff --git a/llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll b/llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll
index 83b9d0a30ae..fbe5e8e1970 100644
--- a/llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll
+++ b/llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll
@@ -522,10 +522,10 @@ bb1:
; CHECK-LABEL: realign_conditional2
; Extra realignment in the prologue (performance issue).
+; CHECK: tbz {{.*}} .[[LABEL:.*]]
; CHECK: sub x9, sp, #32 // =32
; CHECK: and sp, x9, #0xffffffffffffffe0
; CHECK: mov x19, sp
-; CHECK: tbz {{.*}} .[[LABEL:.*]]
; Stack is realigned in a non-entry BB.
; CHECK: sub [[REG:x[01-9]+]], sp, #64
; CHECK: and sp, [[REG]], #0xffffffffffffffe0
OpenPOWER on IntegriCloud