summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2011-06-21 22:10:57 +0000
committerEric Christopher <echristo@apple.com>2011-06-21 22:10:57 +0000
commite256cd0565d5e693345537bae3960b7aa813a194 (patch)
tree7664643b352675f9ea73eadfd2f5ffe049489e77 /llvm
parent05e4135fe032920804f0943003e6f2eb1ef14e7e (diff)
downloadbcm5719-llvm-e256cd0565d5e693345537bae3960b7aa813a194.tar.gz
bcm5719-llvm-e256cd0565d5e693345537bae3960b7aa813a194.zip
Handle the memory-ness of all U+ ARM constraints.
Noticed on inspection. llvm-svn: 133553
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.cpp9
1 files changed, 6 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index dc193e0d901..4ae4af1edf5 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -7379,9 +7379,12 @@ ARMTargetLowering::getConstraintType(const std::string &Constraint) const {
case 'l': return C_RegisterClass;
case 'w': return C_RegisterClass;
}
- } else {
- if (Constraint == "Uv")
- return C_Memory;
+ } else if (Constraint.size() == 2) {
+ switch (Constraint[0]) {
+ default: break;
+ // All 'U+' constraints are addresses.
+ case 'U': return C_Memory;
+ }
}
return TargetLowering::getConstraintType(Constraint);
}
OpenPOWER on IntegriCloud