summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2017-10-13 16:53:07 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2017-10-13 16:53:07 +0000
commitdf9611e17839419ae653415cf0a42dc22dd57f23 (patch)
tree52942004ac4e0fc73c2aef978ca337e0683c7ddb /llvm
parent1590fd3aa832cd2407d945418fc6934a6b3fd8b9 (diff)
downloadbcm5719-llvm-df9611e17839419ae653415cf0a42dc22dd57f23.tar.gz
bcm5719-llvm-df9611e17839419ae653415cf0a42dc22dd57f23.zip
[X86] Updated scalar integer absolute tests to cover i8/i16/i32/i64
llvm-svn: 315706
Diffstat (limited to 'llvm')
-rw-r--r--llvm/test/CodeGen/X86/iabs.ll106
1 files changed, 95 insertions, 11 deletions
diff --git a/llvm/test/CodeGen/X86/iabs.ll b/llvm/test/CodeGen/X86/iabs.ll
index 5df74794e86..16310d16f05 100644
--- a/llvm/test/CodeGen/X86/iabs.ll
+++ b/llvm/test/CodeGen/X86/iabs.ll
@@ -1,4 +1,6 @@
-; RUN: llc < %s -mtriple=x86_64-- | FileCheck %s
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=i686-unknown-unknown | FileCheck %s --check-prefix=X86
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=X64
;; Integer absolute value, should produce something at least as good as:
;; movl %edi, %eax
@@ -6,15 +8,97 @@
;; cmovll %edi, %eax
;; ret
; rdar://10695237
-define i32 @test(i32 %a) nounwind {
-; CHECK-LABEL: test:
-; CHECK: mov
-; CHECK-NEXT: neg
-; CHECK-NEXT: cmov
-; CHECK-NEXT: ret
- %tmp1neg = sub i32 0, %a
- %b = icmp sgt i32 %a, -1
- %abs = select i1 %b, i32 %a, i32 %tmp1neg
- ret i32 %abs
+define i8 @test_i8(i8 %a) nounwind {
+; X86-LABEL: test_i8:
+; X86: # BB#0:
+; X86-NEXT: movb {{[0-9]+}}(%esp), %al
+; X86-NEXT: movl %eax, %ecx
+; X86-NEXT: sarb $7, %cl
+; X86-NEXT: addb %cl, %al
+; X86-NEXT: xorb %cl, %al
+; X86-NEXT: retl
+;
+; X64-LABEL: test_i8:
+; X64: # BB#0:
+; X64-NEXT: movl %edi, %eax
+; X64-NEXT: sarb $7, %al
+; X64-NEXT: addb %al, %dil
+; X64-NEXT: xorb %al, %dil
+; X64-NEXT: movl %edi, %eax
+; X64-NEXT: retq
+ %tmp1neg = sub i8 0, %a
+ %b = icmp sgt i8 %a, -1
+ %abs = select i1 %b, i8 %a, i8 %tmp1neg
+ ret i8 %abs
+}
+
+define i16 @test_i16(i16 %a) nounwind {
+; X86-LABEL: test_i16:
+; X86: # BB#0:
+; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
+; X86-NEXT: movl %eax, %ecx
+; X86-NEXT: sarw $15, %cx
+; X86-NEXT: addl %ecx, %eax
+; X86-NEXT: xorl %ecx, %eax
+; X86-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
+; X86-NEXT: retl
+;
+; X64-LABEL: test_i16:
+; X64: # BB#0:
+; X64-NEXT: movl %edi, %eax
+; X64-NEXT: negw %ax
+; X64-NEXT: cmovlw %di, %ax
+; X64-NEXT: retq
+ %tmp1neg = sub i16 0, %a
+ %b = icmp sgt i16 %a, -1
+ %abs = select i1 %b, i16 %a, i16 %tmp1neg
+ ret i16 %abs
+}
+
+define i32 @test_i32(i32 %a) nounwind {
+; X86-LABEL: test_i32:
+; X86: # BB#0:
+; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X86-NEXT: movl %eax, %ecx
+; X86-NEXT: sarl $31, %ecx
+; X86-NEXT: addl %ecx, %eax
+; X86-NEXT: xorl %ecx, %eax
+; X86-NEXT: retl
+;
+; X64-LABEL: test_i32:
+; X64: # BB#0:
+; X64-NEXT: movl %edi, %eax
+; X64-NEXT: negl %eax
+; X64-NEXT: cmovll %edi, %eax
+; X64-NEXT: retq
+ %tmp1neg = sub i32 0, %a
+ %b = icmp sgt i32 %a, -1
+ %abs = select i1 %b, i32 %a, i32 %tmp1neg
+ ret i32 %abs
+}
+
+define i64 @test_i64(i64 %a) nounwind {
+; X86-LABEL: test_i64:
+; X86: # BB#0:
+; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
+; X86-NEXT: movl %edx, %ecx
+; X86-NEXT: sarl $31, %ecx
+; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X86-NEXT: addl %ecx, %eax
+; X86-NEXT: adcl %ecx, %edx
+; X86-NEXT: xorl %ecx, %edx
+; X86-NEXT: xorl %ecx, %eax
+; X86-NEXT: retl
+;
+; X64-LABEL: test_i64:
+; X64: # BB#0:
+; X64-NEXT: movq %rdi, %rax
+; X64-NEXT: negq %rax
+; X64-NEXT: cmovlq %rdi, %rax
+; X64-NEXT: retq
+ %tmp1neg = sub i64 0, %a
+ %b = icmp sgt i64 %a, -1
+ %abs = select i1 %b, i64 %a, i64 %tmp1neg
+ ret i64 %abs
}
OpenPOWER on IntegriCloud