diff options
author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-04-30 16:51:13 +0000 |
---|---|---|
committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-04-30 16:51:13 +0000 |
commit | c80a5aa09a0c2bdcb980cc65e59e874a3893e888 (patch) | |
tree | 25666ad6a4cf022df3168d46813005a70046dae6 /llvm | |
parent | 05097246f352eca76207c9ebb08656c88bdf751a (diff) | |
download | bcm5719-llvm-c80a5aa09a0c2bdcb980cc65e59e874a3893e888.tar.gz bcm5719-llvm-c80a5aa09a0c2bdcb980cc65e59e874a3893e888.zip |
[X86][Atom] Remove unnecessary x87 load/move instrw overrides.
llvm-svn: 331198
Diffstat (limited to 'llvm')
-rw-r--r-- | llvm/lib/Target/X86/X86ScheduleAtom.td | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/llvm/lib/Target/X86/X86ScheduleAtom.td b/llvm/lib/Target/X86/X86ScheduleAtom.td index f706bc2bd70..c1c58f0d20d 100644 --- a/llvm/lib/Target/X86/X86ScheduleAtom.td +++ b/llvm/lib/Target/X86/X86ScheduleAtom.td @@ -322,7 +322,7 @@ def AtomWrite0_1 : SchedWriteRes<[AtomPort0]> { let Latency = 1; let ResourceCycles = [1]; } -def : InstRW<[AtomWrite0_1], (instrs FXAM, +def : InstRW<[AtomWrite0_1], (instrs FXAM, LD_Frr, BSWAP32r, BSWAP64r, DEC8m, DEC16m, DEC32m, DEC64m, INC8m, INC16m, INC32m, INC64m, @@ -336,8 +336,7 @@ def : InstRW<[AtomWrite0_1], (instrs FXAM, MOV64toSDrr)>; def : InstRW<[AtomWrite0_1], (instregex "(ADC|ADD|AND|NEG|NOT|OR|SBB|SUB|XOR)(8|16|32|64)m", "(RCL|RCR|ROL|ROR|SAR|SHL|SHR)(8|16|32|64)m", - "MOV(S|Z)X(32|64)rr(8|8_NOREX|16)", - "LD_F(P)?(16|32|64)?(m|rr)")>; + "MOV(S|Z)X(32|64)rr(8|8_NOREX|16)")>; def AtomWrite0_3 : SchedWriteRes<[AtomPort0]> { let Latency = 3; |