summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2010-03-10 22:38:45 +0000
committerBob Wilson <bob.wilson@apple.com>2010-03-10 22:38:45 +0000
commitc4ceb1e2f8c30a34c44d695aa1c4d7c8f9f38d80 (patch)
tree8e5c336f81342bd4290ca9c477753c730e0e2103 /llvm
parenta810bdfccae99fd62f2610d3cee9c36870a880da (diff)
downloadbcm5719-llvm-c4ceb1e2f8c30a34c44d695aa1c4d7c8f9f38d80.tar.gz
bcm5719-llvm-c4ceb1e2f8c30a34c44d695aa1c4d7c8f9f38d80.zip
Fix an obvious typo in an assert.
Patch by Sean Callanan. llvm-svn: 98200
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/ARM/ARMCodeEmitter.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMCodeEmitter.cpp b/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
index 108a2445c3f..96391124c71 100644
--- a/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
+++ b/llvm/lib/Target/ARM/ARMCodeEmitter.cpp
@@ -436,7 +436,7 @@ void ARMCodeEmitter::emitConstPoolInstruction(const MachineInstr &MI) {
void ARMCodeEmitter::emitMOVi2piecesInstruction(const MachineInstr &MI) {
const MachineOperand &MO0 = MI.getOperand(0);
const MachineOperand &MO1 = MI.getOperand(1);
- assert(MO1.isImm() && ARM_AM::getSOImmVal(MO1.isImm()) != -1 &&
+ assert(MO1.isImm() && ARM_AM::getSOImmVal(MO1.getImm()) != -1 &&
"Not a valid so_imm value!");
unsigned V1 = ARM_AM::getSOImmTwoPartFirst(MO1.getImm());
unsigned V2 = ARM_AM::getSOImmTwoPartSecond(MO1.getImm());
OpenPOWER on IntegriCloud