summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorChristian Konig <christian.koenig@amd.com>2013-02-16 11:27:56 +0000
committerChristian Konig <christian.koenig@amd.com>2013-02-16 11:27:56 +0000
commit8590c1e37127038ccc79d8113d7e96c5ec40fec4 (patch)
tree8da74a9c02fbeff69d51ac23c690aa7ac457d6e4 /llvm
parentd886099f13f0e6310a20a80f8fed08bcac4a3759 (diff)
downloadbcm5719-llvm-8590c1e37127038ccc79d8113d7e96c5ec40fec4.tar.gz
bcm5719-llvm-8590c1e37127038ccc79d8113d7e96c5ec40fec4.zip
R600/SI: remove some more unused code
This is a candidate for the stable branch. Signed-off-by: Christian König <christian.koenig@amd.com> Reviewed-by: Tom Stellard <thomas.stellard@amd.com> llvm-svn: 175350
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/R600/AMDGPUCodeEmitter.h45
-rw-r--r--llvm/lib/Target/R600/MCTargetDesc/AMDGPUMCCodeEmitter.h7
2 files changed, 0 insertions, 52 deletions
diff --git a/llvm/lib/Target/R600/AMDGPUCodeEmitter.h b/llvm/lib/Target/R600/AMDGPUCodeEmitter.h
deleted file mode 100644
index 5d61cd0de62..00000000000
--- a/llvm/lib/Target/R600/AMDGPUCodeEmitter.h
+++ /dev/null
@@ -1,45 +0,0 @@
-//===-- AMDGPUCodeEmitter.h - AMDGPU Code Emitter interface -----------------===//
-//
-// The LLVM Compiler Infrastructure
-//
-// This file is distributed under the University of Illinois Open Source
-// License. See LICENSE.TXT for details.
-//
-//===----------------------------------------------------------------------===//
-//
-/// \file
-/// \brief CodeEmitter interface for R600 and SI codegen.
-//
-//===----------------------------------------------------------------------===//
-
-#ifndef AMDGPUCODEEMITTER_H
-#define AMDGPUCODEEMITTER_H
-
-namespace llvm {
-
-class AMDGPUCodeEmitter {
-public:
- uint64_t getBinaryCodeForInstr(const MachineInstr &MI) const;
- virtual uint64_t getMachineOpValue(const MachineInstr &MI,
- const MachineOperand &MO) const { return 0; }
- virtual unsigned GPR4AlignEncode(const MachineInstr &MI,
- unsigned OpNo) const {
- return 0;
- }
- virtual unsigned GPR2AlignEncode(const MachineInstr &MI,
- unsigned OpNo) const {
- return 0;
- }
- virtual uint64_t VOPPostEncode(const MachineInstr &MI,
- uint64_t Value) const {
- return Value;
- }
- virtual uint64_t i32LiteralEncode(const MachineInstr &MI,
- unsigned OpNo) const {
- return 0;
- }
-};
-
-} // End namespace llvm
-
-#endif // AMDGPUCODEEMITTER_H
diff --git a/llvm/lib/Target/R600/MCTargetDesc/AMDGPUMCCodeEmitter.h b/llvm/lib/Target/R600/MCTargetDesc/AMDGPUMCCodeEmitter.h
index 3b3816a5107..8721f8084d6 100644
--- a/llvm/lib/Target/R600/MCTargetDesc/AMDGPUMCCodeEmitter.h
+++ b/llvm/lib/Target/R600/MCTargetDesc/AMDGPUMCCodeEmitter.h
@@ -42,13 +42,6 @@ public:
SmallVectorImpl<MCFixup> &Fixups) const {
return 0;
}
- virtual uint64_t VOPPostEncode(const MCInst &MI, uint64_t Value) const {
- return Value;
- }
- virtual uint64_t i32LiteralEncode(const MCInst &MI, unsigned OpNo,
- SmallVectorImpl<MCFixup> &Fixups) const {
- return 0;
- }
};
} // End namespace llvm
OpenPOWER on IntegriCloud