diff options
| author | Jessica Paquette <jpaquette@apple.com> | 2019-02-04 17:15:34 +0000 |
|---|---|---|
| committer | Jessica Paquette <jpaquette@apple.com> | 2019-02-04 17:15:34 +0000 |
| commit | 73158e72012c88e8e9a6b2bc9f9d36868e43d8e7 (patch) | |
| tree | 0f2cb6de63d772654ae7f95bd19a81e442be7ce6 /llvm | |
| parent | 616a1fb4920f269e4a60f25d9abca8a7228b1691 (diff) | |
| download | bcm5719-llvm-73158e72012c88e8e9a6b2bc9f9d36868e43d8e7.tar.gz bcm5719-llvm-73158e72012c88e8e9a6b2bc9f9d36868e43d8e7.zip | |
[GlobalISel] Add IRTranslator support for G_FFLOOR
Follow-up to https://reviews.llvm.org/D57484
Adds G_FFLOOR to translateKnownIntrinsic and update arm64-irtranslator.ll.
Differential Revision: https://reviews.llvm.org/D57485
llvm-svn: 353058
Diffstat (limited to 'llvm')
| -rw-r--r-- | llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 5 | ||||
| -rw-r--r-- | llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll | 8 |
2 files changed, 13 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp index 09bbbe2d8ae..b5ecdbeacce 100644 --- a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp +++ b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp @@ -1077,6 +1077,11 @@ bool IRTranslator::translateKnownIntrinsic(const CallInst &CI, Intrinsic::ID ID, .addDef(getOrCreateVReg(CI)) .addUse(getOrCreateVReg(*CI.getArgOperand(0))); return true; + case Intrinsic::floor: + MIRBuilder.buildInstr(TargetOpcode::G_FFLOOR) + .addDef(getOrCreateVReg(CI)) + .addUse(getOrCreateVReg(*CI.getArgOperand(0))); + return true; case Intrinsic::cos: MIRBuilder.buildInstr(TargetOpcode::G_FCOS) .addDef(getOrCreateVReg(CI)) diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll index dd89f9a4c11..47519674e49 100644 --- a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll +++ b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll @@ -2324,6 +2324,14 @@ define float @test_sqrt_f32(float %x) { ret float %y } +declare float @llvm.floor.f32(float) +define float @test_floor_f32(float %x) { + ; CHECK-LABEL: name: test_floor_f32 + ; CHECK: %{{[0-9]+}}:_(s32) = G_FFLOOR %{{[0-9]+}} + %y = call float @llvm.floor.f32(float %x) + ret float %y +} + ; CHECK-LABEL: name: test_llvm.aarch64.neon.ld3.v4i32.p0i32 ; CHECK: %1:_(s384) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.aarch64.neon.ld3), %0(p0) :: (load 48 from %ir.ptr, align 64) define void @test_llvm.aarch64.neon.ld3.v4i32.p0i32(i32* %ptr) { |
