diff options
author | Nadav Rotem <nadav.rotem@intel.com> | 2011-06-14 07:18:26 +0000 |
---|---|---|
committer | Nadav Rotem <nadav.rotem@intel.com> | 2011-06-14 07:18:26 +0000 |
commit | 571ae19af75ef4172b84b48da9c3531ab1e16de1 (patch) | |
tree | 66a13e4584bea73f80cd2a57991a9ea80d4b480f /llvm | |
parent | f35de48c905803359f1a5454d6024806db8ca989 (diff) | |
download | bcm5719-llvm-571ae19af75ef4172b84b48da9c3531ab1e16de1.tar.gz bcm5719-llvm-571ae19af75ef4172b84b48da9c3531ab1e16de1.zip |
Disable trunc-store simplification on vectors.
llvm-svn: 132984
Diffstat (limited to 'llvm')
-rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp index e843f5fa340..6f940760e03 100644 --- a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp @@ -6425,7 +6425,7 @@ SDValue DAGCombiner::visitSTORE(SDNode *N) { // FIXME: is there such a thing as a truncating indexed store? if (ST->isTruncatingStore() && ST->isUnindexed() && - Value.getValueType().isInteger()) { + Value.getValueType().isInteger() && !Value.getValueType().isVector()) { // See if we can simplify the input to this truncstore with knowledge that // only the low bits are being used. For example: // "truncstore (or (shl x, 8), y), i8" -> "truncstore y, i8" |