summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-03-09 19:35:33 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-03-09 19:35:33 +0000
commit31ef0ab7cfc0d8edf2d2e6a32d1253657ce8bae3 (patch)
tree7b59152e5ae6a99ad221c3293b8a6f9f9a8c3364 /llvm
parent603f3094eb58fb3be6ce3ba9c7eff8723480baa9 (diff)
downloadbcm5719-llvm-31ef0ab7cfc0d8edf2d2e6a32d1253657ce8bae3.tar.gz
bcm5719-llvm-31ef0ab7cfc0d8edf2d2e6a32d1253657ce8bae3.zip
Add comments about LSR / ARM.
llvm-svn: 35048
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/ARM/README.txt4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/README.txt b/llvm/lib/Target/ARM/README.txt
index f0f4d51b897..940db16df66 100644
--- a/llvm/lib/Target/ARM/README.txt
+++ b/llvm/lib/Target/ARM/README.txt
@@ -463,3 +463,7 @@ More register scavenging work:
resulting live interval is not assigned a physical register. It may be
possible (with the help of the scavenger) to turn some spill / restore
pairs into register copies.
+
+//===---------------------------------------------------------------------===//
+
+Teach LSR about ARM addressing modes.
OpenPOWER on IntegriCloud