summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-04-01 07:33:13 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-04-01 07:33:13 +0000
commit306e3dcff411abccfffc2b469a3ae04bf00d2cea (patch)
treeb76f430127ed224c9fadacece1a3cd40ba4977d3 /llvm
parentba98fca5e5b51fcf0f54a1964addacdcd0aa3142 (diff)
downloadbcm5719-llvm-306e3dcff411abccfffc2b469a3ae04bf00d2cea.tar.gz
bcm5719-llvm-306e3dcff411abccfffc2b469a3ae04bf00d2cea.zip
Disabling remat of load from gv stub (temporarily) again to fix llvmgcc bootstrap miscompare.
llvm-svn: 49037
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/X86/X86InstrInfo.cpp3
1 files changed, 3 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86InstrInfo.cpp b/llvm/lib/Target/X86/X86InstrInfo.cpp
index 8a5464567ff..734940806f7 100644
--- a/llvm/lib/Target/X86/X86InstrInfo.cpp
+++ b/llvm/lib/Target/X86/X86InstrInfo.cpp
@@ -752,7 +752,10 @@ static bool regIsPICBase(unsigned BaseReg, MachineRegisterInfo &MRI) {
/// isGVStub - Return true if the GV requires an extra load to get the
/// real address.
static inline bool isGVStub(GlobalValue *GV, X86TargetMachine &TM) {
+ return false;
+ /* Temporarily disabled.
return TM.getSubtarget<X86Subtarget>().GVRequiresExtraLoad(GV, TM, false);
+ */
}
bool X86InstrInfo::isReallyTriviallyReMaterializable(MachineInstr *MI) const {
OpenPOWER on IntegriCloud