summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorGabor Buella <gabor.buella@intel.com>2018-04-12 18:38:18 +0000
committerGabor Buella <gabor.buella@intel.com>2018-04-12 18:38:18 +0000
commit297c1387983d834964da80e87e084eaeca233da8 (patch)
treecfa8c2dc3ee968bbae7a37fd72655d899d92ef25 /llvm
parentceecd45b4d46d4b7064a14f9778541e7da5c35b2 (diff)
downloadbcm5719-llvm-297c1387983d834964da80e87e084eaeca233da8.tar.gz
bcm5719-llvm-297c1387983d834964da80e87e084eaeca233da8.zip
[X86] Introduce LLVM wbinvd intrinsic
A previously missing intrinsic for an old instruction. Reviewers: craig.topper, echristo Reviewed By: craig.topper Differential Revision: https://reviews.llvm.org/D45312 llvm-svn: 329936
Diffstat (limited to 'llvm')
-rw-r--r--llvm/include/llvm/IR/IntrinsicsX86.td8
-rw-r--r--llvm/lib/Target/X86/X86InstrSystem.td2
-rw-r--r--llvm/test/CodeGen/X86/wbinvd-intrinsic.ll19
3 files changed, 26 insertions, 3 deletions
diff --git a/llvm/include/llvm/IR/IntrinsicsX86.td b/llvm/include/llvm/IR/IntrinsicsX86.td
index 53285b125f8..3cbd0537264 100644
--- a/llvm/include/llvm/IR/IntrinsicsX86.td
+++ b/llvm/include/llvm/IR/IntrinsicsX86.td
@@ -6403,10 +6403,14 @@ let TargetPrefix = "x86" in {
}
//===----------------------------------------------------------------------===//
-// Cache line write back intrinsics
+// Cache write back intrinsics
-// Write back no-invalidate
let TargetPrefix = "x86" in {
+ // Write back and invalidate
+ def int_x86_wbinvd : GCCBuiltin<"__builtin_ia32_wbinvd">,
+ Intrinsic<[], [], []>;
+
+ // Write back no-invalidate
def int_x86_wbnoinvd : GCCBuiltin<"__builtin_ia32_wbnoinvd">,
Intrinsic<[], [], []>;
}
diff --git a/llvm/lib/Target/X86/X86InstrSystem.td b/llvm/lib/Target/X86/X86InstrSystem.td
index ecd871c1061..8e8d5b67048 100644
--- a/llvm/lib/Target/X86/X86InstrSystem.td
+++ b/llvm/lib/Target/X86/X86InstrSystem.td
@@ -442,7 +442,7 @@ let Defs = [EAX, EBX, ECX, EDX], Uses = [EAX, ECX] in
// Cache instructions
let SchedRW = [WriteSystem] in {
def INVD : I<0x08, RawFrm, (outs), (ins), "invd", []>, TB;
-def WBINVD : I<0x09, RawFrm, (outs), (ins), "wbinvd", []>, TB;
+def WBINVD : I<0x09, RawFrm, (outs), (ins), "wbinvd", [(int_x86_wbinvd)]>, TB;
// wbnoinvd is like wbinvd, except without invalidation
// encoding: like wbinvd + an 0xF3 prefix
diff --git a/llvm/test/CodeGen/X86/wbinvd-intrinsic.ll b/llvm/test/CodeGen/X86/wbinvd-intrinsic.ll
new file mode 100644
index 00000000000..0bf28deffa7
--- /dev/null
+++ b/llvm/test/CodeGen/X86/wbinvd-intrinsic.ll
@@ -0,0 +1,19 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=i686-unknown-unknown | FileCheck %s --check-prefix=i686
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=x86_64
+
+define void @test_wbinvd() {
+; i686-LABEL: test_wbinvd:
+; i686: # %bb.0:
+; i686-NEXT: wbinvd
+; i686-NEXT: retl
+;
+; x86_64-LABEL: test_wbinvd:
+; x86_64: # %bb.0:
+; x86_64-NEXT: wbinvd
+; x86_64-NEXT: retq
+ call void @llvm.x86.wbinvd()
+ ret void
+}
+
+declare void @llvm.x86.wbinvd()
OpenPOWER on IntegriCloud