diff options
| author | Owen Anderson <resistor@mac.com> | 2011-10-24 18:04:29 +0000 |
|---|---|---|
| committer | Owen Anderson <resistor@mac.com> | 2011-10-24 18:04:29 +0000 |
| commit | 295b1e84cebc88049589ba06546eb4129c49196a (patch) | |
| tree | de00fc27f16a0abd06cc221b653b1d0e205c2445 /llvm | |
| parent | e2ff95e3279a043f9304951dce9b2955a4694ad9 (diff) | |
| download | bcm5719-llvm-295b1e84cebc88049589ba06546eb4129c49196a.tar.gz bcm5719-llvm-295b1e84cebc88049589ba06546eb4129c49196a.zip | |
Fix a NEON disassembly case that was broken in the recent refactorings. As more of this code gets refactored, a lot of these manual decoding hooks should get smaller and/or go away entirely.
llvm-svn: 142817
Diffstat (limited to 'llvm')
| -rw-r--r-- | llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp | 6 | ||||
| -rw-r--r-- | llvm/test/MC/Disassembler/ARM/neont2.txt | 4 |
2 files changed, 4 insertions, 6 deletions
diff --git a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp index 1517625a54b..bc9a09fb997 100644 --- a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp +++ b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp @@ -1974,12 +1974,6 @@ static DecodeStatus DecodeVLDInstruction(llvm::MCInst &Inst, unsigned Insn, if (!Check(S, DecodeDPRRegisterClass(Inst, (Rd+1)%32, Address, Decoder))) return MCDisassembler::Fail; break; - case ARM::VLD2b8: - case ARM::VLD2b16: - case ARM::VLD2b32: - case ARM::VLD2b8_UPD: - case ARM::VLD2b16_UPD: - case ARM::VLD2b32_UPD: case ARM::VLD3q8: case ARM::VLD3q16: case ARM::VLD3q32: diff --git a/llvm/test/MC/Disassembler/ARM/neont2.txt b/llvm/test/MC/Disassembler/ARM/neont2.txt index 577703c804b..c456e8b8613 100644 --- a/llvm/test/MC/Disassembler/ARM/neont2.txt +++ b/llvm/test/MC/Disassembler/ARM/neont2.txt @@ -1584,3 +1584,7 @@ # CHECK: vst4.16 {d17[3], d19[3], d21[3], d23[3]}, [r0, :64] 0xc0 0xf9 0x4f 0x1b # CHECK: vst4.32 {d17[0], d19[0], d21[0], d23[0]}, [r0] + +0x63 0xf9 0x37 0xc9 +# CHECK: vld2.8 {d28, d29}, [r3, :256], r7 + |
