diff options
| author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2017-12-11 12:22:15 +0000 |
|---|---|---|
| committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2017-12-11 12:22:15 +0000 |
| commit | 220b1c13bf2b80a3273f0062096f23a8978a795a (patch) | |
| tree | b8c078e9e6d107532ab677d006b356229df89bf8 /llvm | |
| parent | 5ea0f2501ff884d65563cbe4e3b02b102381256e (diff) | |
| download | bcm5719-llvm-220b1c13bf2b80a3273f0062096f23a8978a795a.tar.gz bcm5719-llvm-220b1c13bf2b80a3273f0062096f23a8978a795a.zip | |
[X86] Regenerate fsgsbase intrinsic tests. NFCI.
llvm-svn: 320356
Diffstat (limited to 'llvm')
| -rw-r--r-- | llvm/test/CodeGen/X86/fsgsbase.ll | 43 |
1 files changed, 34 insertions, 9 deletions
diff --git a/llvm/test/CodeGen/X86/fsgsbase.ll b/llvm/test/CodeGen/X86/fsgsbase.ll index cea8f35108f..98434ae42c8 100644 --- a/llvm/test/CodeGen/X86/fsgsbase.ll +++ b/llvm/test/CodeGen/X86/fsgsbase.ll @@ -1,56 +1,81 @@ -; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=core-avx-i -mattr=fsgsbase | FileCheck %s +; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py +; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=fsgsbase | FileCheck %s define i32 @test_x86_rdfsbase_32() { - ; CHECK: rdfsbasel +; CHECK-LABEL: test_x86_rdfsbase_32: +; CHECK: # %bb.0: +; CHECK-NEXT: rdfsbasel %eax +; CHECK-NEXT: retq %res = call i32 @llvm.x86.rdfsbase.32() ret i32 %res } declare i32 @llvm.x86.rdfsbase.32() nounwind readnone define i32 @test_x86_rdgsbase_32() { - ; CHECK: rdgsbasel +; CHECK-LABEL: test_x86_rdgsbase_32: +; CHECK: # %bb.0: +; CHECK-NEXT: rdgsbasel %eax +; CHECK-NEXT: retq %res = call i32 @llvm.x86.rdgsbase.32() ret i32 %res } declare i32 @llvm.x86.rdgsbase.32() nounwind readnone define i64 @test_x86_rdfsbase_64() { - ; CHECK: rdfsbaseq +; CHECK-LABEL: test_x86_rdfsbase_64: +; CHECK: # %bb.0: +; CHECK-NEXT: rdfsbaseq %rax +; CHECK-NEXT: retq %res = call i64 @llvm.x86.rdfsbase.64() ret i64 %res } declare i64 @llvm.x86.rdfsbase.64() nounwind readnone define i64 @test_x86_rdgsbase_64() { - ; CHECK: rdgsbaseq +; CHECK-LABEL: test_x86_rdgsbase_64: +; CHECK: # %bb.0: +; CHECK-NEXT: rdgsbaseq %rax +; CHECK-NEXT: retq %res = call i64 @llvm.x86.rdgsbase.64() ret i64 %res } declare i64 @llvm.x86.rdgsbase.64() nounwind readnone define void @test_x86_wrfsbase_32(i32 %x) { - ; CHECK: wrfsbasel +; CHECK-LABEL: test_x86_wrfsbase_32: +; CHECK: # %bb.0: +; CHECK-NEXT: wrfsbasel %edi +; CHECK-NEXT: retq call void @llvm.x86.wrfsbase.32(i32 %x) ret void } declare void @llvm.x86.wrfsbase.32(i32) nounwind readnone define void @test_x86_wrgsbase_32(i32 %x) { - ; CHECK: wrgsbasel +; CHECK-LABEL: test_x86_wrgsbase_32: +; CHECK: # %bb.0: +; CHECK-NEXT: wrgsbasel %edi +; CHECK-NEXT: retq call void @llvm.x86.wrgsbase.32(i32 %x) ret void } declare void @llvm.x86.wrgsbase.32(i32) nounwind readnone define void @test_x86_wrfsbase_64(i64 %x) { - ; CHECK: wrfsbaseq +; CHECK-LABEL: test_x86_wrfsbase_64: +; CHECK: # %bb.0: +; CHECK-NEXT: wrfsbaseq %rdi +; CHECK-NEXT: retq call void @llvm.x86.wrfsbase.64(i64 %x) ret void } declare void @llvm.x86.wrfsbase.64(i64) nounwind readnone define void @test_x86_wrgsbase_64(i64 %x) { - ; CHECK: wrgsbaseq +; CHECK-LABEL: test_x86_wrgsbase_64: +; CHECK: # %bb.0: +; CHECK-NEXT: wrgsbaseq %rdi +; CHECK-NEXT: retq call void @llvm.x86.wrgsbase.64(i64 %x) ret void } |
