diff options
| author | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2011-04-04 17:07:03 +0000 |
|---|---|---|
| committer | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2011-04-04 17:07:03 +0000 |
| commit | 218661346a13bc4def2ad461f6b585c757f05e05 (patch) | |
| tree | 6f53dbbe161dcf28a5cae961fbbd83fa2aa15ddd /llvm | |
| parent | fc4789da4ad6522c029dec973d5857990acdbf69 (diff) | |
| download | bcm5719-llvm-218661346a13bc4def2ad461f6b585c757f05e05.tar.gz bcm5719-llvm-218661346a13bc4def2ad461f6b585c757f05e05.zip | |
Fix PowerPC tests to be register allocator independent.
llvm-svn: 128827
Diffstat (limited to 'llvm')
| -rw-r--r-- | llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/PowerPC/indirectbr.ll | 14 |
2 files changed, 8 insertions, 8 deletions
diff --git a/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll b/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll index b10920a6c10..2a35d268a75 100644 --- a/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll +++ b/llvm/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll @@ -1,4 +1,4 @@ -; RUN: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin -mcpu=g5 | FileCheck %s +; RUN: llc < %s -march=ppc32 -mtriple=powerpc-apple-darwin -mcpu=g5 -regalloc=linearscan | FileCheck %s declare i8* @llvm.frameaddress(i32) nounwind readnone diff --git a/llvm/test/CodeGen/PowerPC/indirectbr.ll b/llvm/test/CodeGen/PowerPC/indirectbr.ll index 5122ab39d23..ac5662534d0 100644 --- a/llvm/test/CodeGen/PowerPC/indirectbr.ll +++ b/llvm/test/CodeGen/PowerPC/indirectbr.ll @@ -43,13 +43,13 @@ L2: ; preds = %L3, %bb2 L1: ; preds = %L2, %bb2 %res.3 = phi i32 [ %phitmp, %L2 ], [ 2, %bb2 ] ; <i32> [#uses=1] -; PIC: addis r4, r4, ha16(Ltmp0-L0$pb) -; PIC: li r6, lo16(Ltmp0-L0$pb) -; PIC: add r4, r4, r6 -; PIC: stw r4 -; STATIC: li r5, lo16(Ltmp0) -; STATIC: addis r5, r5, ha16(Ltmp0) -; STATIC: stw r5 +; PIC: addis r[[R0:[0-9]+]], r{{[0-9]+}}, ha16(Ltmp0-L0$pb) +; PIC: li r[[R1:[0-9]+]], lo16(Ltmp0-L0$pb) +; PIC: add r[[R2:[0-9]+]], r[[R0]], r[[R1]] +; PIC: stw r[[R2]] +; STATIC: li r[[R0:[0-9]+]], lo16(Ltmp0) +; STATIC: addis r[[R0]], r[[R0]], ha16(Ltmp0) +; STATIC: stw r[[R0]] store i8* blockaddress(@foo, %L5), i8** @nextaddr, align 4 ret i32 %res.3 } |
