summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2011-05-24 23:27:13 +0000
committerEric Christopher <echristo@apple.com>2011-05-24 23:27:13 +0000
commit1b724948e95648c2d8d68bffccb8e4d1a748086d (patch)
treecab12e6a5d21ceb97e7f39d37358fe2de1062f7e /llvm
parentb1dda56ac28c14fbefa328090350b797b0c7a050 (diff)
downloadbcm5719-llvm-1b724948e95648c2d8d68bffccb8e4d1a748086d.tar.gz
bcm5719-llvm-1b724948e95648c2d8d68bffccb8e4d1a748086d.zip
Implement the arm 'L' asm modifier.
Part of rdar://9119939 llvm-svn: 132024
Diffstat (limited to 'llvm')
-rw-r--r--llvm/lib/Target/ARM/ARMAsmPrinter.cpp6
-rw-r--r--llvm/test/CodeGen/ARM/arm-modifier.ll8
2 files changed, 13 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMAsmPrinter.cpp b/llvm/lib/Target/ARM/ARMAsmPrinter.cpp
index f1edc55120b..02263ee45e9 100644
--- a/llvm/lib/Target/ARM/ARMAsmPrinter.cpp
+++ b/llvm/lib/Target/ARM/ARMAsmPrinter.cpp
@@ -415,13 +415,17 @@ bool ARMAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
(((Reg % 2) == 1) ? "[0]" : "[1]");
return false;
}
- // Fallthrough to unsupported.
+ return true;
case 'B': // Bitwise inverse of integer or symbol without a preceding #.
if (!MI->getOperand(OpNum).isImm())
return true;
O << ~(MI->getOperand(OpNum).getImm());
return false;
case 'L': // The low 16 bits of an immediate constant.
+ if (!MI->getOperand(OpNum).isImm())
+ return true;
+ O << (MI->getOperand(OpNum).getImm() & 0xffff);
+ return false;
case 'm': // The base register of a memory operand.
case 'M': // A register range suitable for LDM/STM.
case 'p': // The high single-precision register of a VFP double-precision
diff --git a/llvm/test/CodeGen/ARM/arm-modifier.ll b/llvm/test/CodeGen/ARM/arm-modifier.ll
index 6b0da44ed55..91629a9ab24 100644
--- a/llvm/test/CodeGen/ARM/arm-modifier.ll
+++ b/llvm/test/CodeGen/ARM/arm-modifier.ll
@@ -21,3 +21,11 @@ entry:
call void asm sideeffect ".word ${0:B} \0A\09", "i"(i32 0) nounwind, !srcloc !0
ret void
}
+
+define void @f1() nounwind ssp {
+entry:
+; CHECK: f1
+; CHECK: .word 65535
+call void asm sideeffect ".word ${0:L} \0A\09", "i"(i32 -1) nounwind, !srcloc !0
+ret void
+}
OpenPOWER on IntegriCloud