summaryrefslogtreecommitdiffstats
path: root/llvm/utils
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2015-09-22 05:37:14 +0000
committerCraig Topper <craig.topper@gmail.com>2015-09-22 05:37:14 +0000
commit882a7ff91daf56584037d5cebe8a51d832368611 (patch)
tree4419bf5429b7a5de60c2b3eda1a7a53fdcae8b7f /llvm/utils
parent859adfaf5e31cfe8dc6434775531527941e3e832 (diff)
downloadbcm5719-llvm-882a7ff91daf56584037d5cebe8a51d832368611.tar.gz
bcm5719-llvm-882a7ff91daf56584037d5cebe8a51d832368611.zip
Fix formatting of a tablegen register info file by putting a line break in a better place.
llvm-svn: 248245
Diffstat (limited to 'llvm/utils')
-rw-r--r--llvm/utils/TableGen/RegisterInfoEmitter.cpp5
1 files changed, 2 insertions, 3 deletions
diff --git a/llvm/utils/TableGen/RegisterInfoEmitter.cpp b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
index f58a04a93af..d7dd9e7a824 100644
--- a/llvm/utils/TableGen/RegisterInfoEmitter.cpp
+++ b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
@@ -1476,9 +1476,8 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
}
OS << "}\n\n";
- OS << "const " << TargetName << "FrameLowering *"
- << TargetName << "GenRegisterInfo::\n"
- << " getFrameLowering(const MachineFunction &MF) {\n"
+ OS << "const " << TargetName << "FrameLowering *\n" << TargetName
+ << "GenRegisterInfo::getFrameLowering(const MachineFunction &MF) {\n"
<< " return static_cast<const " << TargetName << "FrameLowering *>(\n"
<< " MF.getSubtarget().getFrameLowering());\n"
<< "}\n\n";
OpenPOWER on IntegriCloud