summaryrefslogtreecommitdiffstats
path: root/llvm/utils
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2012-03-04 03:33:22 +0000
committerCraig Topper <craig.topper@gmail.com>2012-03-04 03:33:22 +0000
commit420525ce3b93e43c5438c7d6f958084fcb6a02cc (patch)
treeb592d2156bea63aca7c3ec4bbe7bb4d936261e11 /llvm/utils
parent6dedbae4297dc810263b7505845b94f0e59245c6 (diff)
downloadbcm5719-llvm-420525ce3b93e43c5438c7d6f958084fcb6a02cc.tar.gz
bcm5719-llvm-420525ce3b93e43c5438c7d6f958084fcb6a02cc.zip
Use uint16_t to store registers in callee saved register tables to reduce size of static data.
llvm-svn: 151996
Diffstat (limited to 'llvm/utils')
-rw-r--r--llvm/utils/TableGen/RegisterInfoEmitter.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/utils/TableGen/RegisterInfoEmitter.cpp b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
index 80066145b47..80c0cac6105 100644
--- a/llvm/utils/TableGen/RegisterInfoEmitter.cpp
+++ b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
@@ -845,7 +845,7 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
const unsigned BVWords = (RegisterClasses.size()+31)/32;
BitVector BV(RegisterClasses.size());
- OS << " static const unsigned Table[" << RegisterClasses.size()
+ OS << " static const uint32_t Table[" << RegisterClasses.size()
<< "][" << SubRegIndices.size() << "][" << BVWords << "] = {\n";
for (unsigned rci = 0, rce = RegisterClasses.size(); rci != rce; ++rci) {
const CodeGenRegisterClass &RC = *RegisterClasses[rci];
@@ -912,7 +912,7 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
assert(Regs && "Cannot expand CalleeSavedRegs instance");
// Emit the *_SaveList list of callee-saved registers.
- OS << "static const unsigned " << CSRSet->getName()
+ OS << "static const uint16_t " << CSRSet->getName()
<< "_SaveList[] = { ";
for (unsigned r = 0, re = Regs->size(); r != re; ++r)
OS << getQualifiedName((*Regs)[r]) << ", ";
OpenPOWER on IntegriCloud