summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-03-26 14:45:34 +0000
committerJim Grosbach <grosbach@apple.com>2009-03-26 14:45:34 +0000
commit4bae1ac5e80aa6e1745ca6cd6a2ee6b24aa98c79 (patch)
tree1bbdca078231efa69518bdc379704479cd65480a /llvm/utils/TableGen
parent8346601e0b5e4dfcd01da2beff8a795d34c9c7c1 (diff)
downloadbcm5719-llvm-4bae1ac5e80aa6e1745ca6cd6a2ee6b24aa98c79.tar.gz
bcm5719-llvm-4bae1ac5e80aa6e1745ca6cd6a2ee6b24aa98c79.zip
Use 'bool' for FoundRC
llvm-svn: 67750
Diffstat (limited to 'llvm/utils/TableGen')
-rw-r--r--llvm/utils/TableGen/DAGISelEmitter.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/utils/TableGen/DAGISelEmitter.cpp b/llvm/utils/TableGen/DAGISelEmitter.cpp
index aad21fe19bc..5b12f71602a 100644
--- a/llvm/utils/TableGen/DAGISelEmitter.cpp
+++ b/llvm/utils/TableGen/DAGISelEmitter.cpp
@@ -179,7 +179,7 @@ struct PatternSortingPredicate {
/// register. If the register is a member of multiple register classes which
/// have different associated types, return MVT::Other.
static MVT::SimpleValueType getRegisterValueType(Record *R, const CodeGenTarget &T) {
- int FoundRC = 0;
+ bool FoundRC = false;
MVT::SimpleValueType VT = MVT::Other;
const std::vector<CodeGenRegisterClass> &RCs = T.getRegisterClasses();
std::vector<CodeGenRegisterClass>::const_iterator RC;
@@ -189,7 +189,7 @@ static MVT::SimpleValueType getRegisterValueType(Record *R, const CodeGenTarget
Element = find((*RC).Elements.begin(), (*RC).Elements.end(), R);
if (Element != (*RC).Elements.end()) {
if (!FoundRC) {
- FoundRC = 1;
+ FoundRC = true;
VT = (*RC).getValueTypeNum(0);
} else {
// In multiple RC's
OpenPOWER on IntegriCloud