summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2012-03-06 22:01:44 +0000
committerJim Grosbach <grosbach@apple.com>2012-03-06 22:01:44 +0000
commit13a292cc74422c16f6eee1cddad9e523318eb0d3 (patch)
treee0eda22948e3bab241dfcf4bdf353730b326cd48 /llvm/utils/TableGen
parent75383bf34dc8069f260e8639783c481224b90dc6 (diff)
downloadbcm5719-llvm-13a292cc74422c16f6eee1cddad9e523318eb0d3.tar.gz
bcm5719-llvm-13a292cc74422c16f6eee1cddad9e523318eb0d3.zip
ARM refactor more NEON VLD/VST instructions to use composite physregs
Register pair VLD1/VLD2 all-lanes instructions. Kill off more of the pseudos as a result. llvm-svn: 152150
Diffstat (limited to 'llvm/utils/TableGen')
-rw-r--r--llvm/utils/TableGen/EDEmitter.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/utils/TableGen/EDEmitter.cpp b/llvm/utils/TableGen/EDEmitter.cpp
index 70d07bc9911..b2912d0bb8b 100644
--- a/llvm/utils/TableGen/EDEmitter.cpp
+++ b/llvm/utils/TableGen/EDEmitter.cpp
@@ -579,7 +579,7 @@ static int ARMFlagFromOpName(LiteralConstantEmitter *type,
REG("VecListThreeD");
REG("VecListFourD");
REG("VecListOneDAllLanes");
- REG("VecListTwoDAllLanes");
+ REG("VecListDPairAllLanes");
REG("VecListTwoQAllLanes");
IMM("i32imm");
OpenPOWER on IntegriCloud