summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/DisassemblerEmitter.cpp
diff options
context:
space:
mode:
authorJames Molloy <james.molloy@arm.com>2011-09-07 19:42:28 +0000
committerJames Molloy <james.molloy@arm.com>2011-09-07 19:42:28 +0000
commit8067df95039024cdec2c890b69d8af5722958089 (patch)
treeaeaa77af1c397b6a1488ab7873f54472e26187fd /llvm/utils/TableGen/DisassemblerEmitter.cpp
parent645a763d7291ecf4c6df2e8010f0cab3404c15b0 (diff)
downloadbcm5719-llvm-8067df95039024cdec2c890b69d8af5722958089.tar.gz
bcm5719-llvm-8067df95039024cdec2c890b69d8af5722958089.zip
Second of a three-patch series aiming to fix MSR/MRS on Cortex-M. This adds predicate checking to the Disassembler.
llvm-svn: 139250
Diffstat (limited to 'llvm/utils/TableGen/DisassemblerEmitter.cpp')
-rw-r--r--llvm/utils/TableGen/DisassemblerEmitter.cpp5
1 files changed, 3 insertions, 2 deletions
diff --git a/llvm/utils/TableGen/DisassemblerEmitter.cpp b/llvm/utils/TableGen/DisassemblerEmitter.cpp
index 614ec3630fe..24db080b263 100644
--- a/llvm/utils/TableGen/DisassemblerEmitter.cpp
+++ b/llvm/utils/TableGen/DisassemblerEmitter.cpp
@@ -132,11 +132,12 @@ void DisassemblerEmitter::run(raw_ostream &OS) {
if (Target.getName() == "ARM" ||
Target.getName() == "Thumb") {
FixedLenDecoderEmitter(Records,
+ "ARM",
"if (!Check(S, ", ")) return MCDisassembler::Fail;",
"S", "MCDisassembler::Fail",
- "MCDisassembler::DecodeStatus S = MCDisassembler::Success;\n(void)S;").run(OS);
+ " MCDisassembler::DecodeStatus S = MCDisassembler::Success;\n(void)S;").run(OS);
return;
}
- FixedLenDecoderEmitter(Records).run(OS);
+ FixedLenDecoderEmitter(Records, Target.getName()).run(OS);
}
OpenPOWER on IntegriCloud