summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/DAGISelMatcher.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2013-10-04 05:22:20 +0000
committerCraig Topper <craig.topper@gmail.com>2013-10-04 05:22:20 +0000
commita2efe9ebc68457bbff97c9e38665f2ac4813d87c (patch)
tree747d37b58fbe5f837751c8e275345f316613d5f3 /llvm/utils/TableGen/DAGISelMatcher.cpp
parent309ffe40165f29c09e535716984fa082c6b7ac70 (diff)
downloadbcm5719-llvm-a2efe9ebc68457bbff97c9e38665f2ac4813d87c.tar.gz
bcm5719-llvm-a2efe9ebc68457bbff97c9e38665f2ac4813d87c.zip
Add OPC_CheckChildSame0-3 to the DAG isel matcher. This replaces sequences of MoveChild, CheckSame, MoveParent. Saves 846 bytes from the X86 DAG isel matcher, ~300 from ARM, ~840 from Hexagon.
llvm-svn: 191940
Diffstat (limited to 'llvm/utils/TableGen/DAGISelMatcher.cpp')
-rw-r--r--llvm/utils/TableGen/DAGISelMatcher.cpp4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/utils/TableGen/DAGISelMatcher.cpp b/llvm/utils/TableGen/DAGISelMatcher.cpp
index af0eb977250..5d6a11ae0dc 100644
--- a/llvm/utils/TableGen/DAGISelMatcher.cpp
+++ b/llvm/utils/TableGen/DAGISelMatcher.cpp
@@ -134,6 +134,10 @@ void CheckSameMatcher::printImpl(raw_ostream &OS, unsigned indent) const {
OS.indent(indent) << "CheckSame " << MatchNumber << '\n';
}
+void CheckChildSameMatcher::printImpl(raw_ostream &OS, unsigned indent) const {
+ OS.indent(indent) << "CheckChild" << ChildNo << "Same\n";
+}
+
void CheckPatternPredicateMatcher::
printImpl(raw_ostream &OS, unsigned indent) const {
OS.indent(indent) << "CheckPatternPredicate " << Predicate << '\n';
OpenPOWER on IntegriCloud