summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/DAGISelEmitter.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-03-11 02:19:02 +0000
committerJim Grosbach <grosbach@apple.com>2011-03-11 02:19:02 +0000
commitf17b0031f3285f2dd6ab73dba171e359d0ea7bbd (patch)
treec3adfec4e6d3fd130cc31a5ad032c5782cff2466 /llvm/utils/TableGen/DAGISelEmitter.cpp
parent327b77a4421d66541dec5f11629962f78af6ec06 (diff)
downloadbcm5719-llvm-f17b0031f3285f2dd6ab73dba171e359d0ea7bbd.tar.gz
bcm5719-llvm-f17b0031f3285f2dd6ab73dba171e359d0ea7bbd.zip
Teach TableGen to pre-calculate register enum values when creating the
CodeGenRegister entries. Use this information to more intelligently build the literal register entires in the DAGISel matcher table. Specifically, use a single-byte OPC_EmitRegister entry for registers with a value of less than 256 and OPC_EmitRegister2 entry for registers with a larger value. rdar://9066491 llvm-svn: 127456
Diffstat (limited to 'llvm/utils/TableGen/DAGISelEmitter.cpp')
-rw-r--r--llvm/utils/TableGen/DAGISelEmitter.cpp6
1 files changed, 1 insertions, 5 deletions
diff --git a/llvm/utils/TableGen/DAGISelEmitter.cpp b/llvm/utils/TableGen/DAGISelEmitter.cpp
index dee8f7731f5..d66ae96cbc9 100644
--- a/llvm/utils/TableGen/DAGISelEmitter.cpp
+++ b/llvm/utils/TableGen/DAGISelEmitter.cpp
@@ -148,12 +148,8 @@ void DAGISelEmitter::run(raw_ostream &OS) {
Matcher *TheMatcher = new ScopeMatcher(&PatternMatchers[0],
PatternMatchers.size());
- CodeGenTarget Target(Records);
- const std::vector<CodeGenRegister> &Registers = Target.getRegisters();
- bool useEmitRegister2 = Registers.size() > 255;
-
TheMatcher = OptimizeMatcher(TheMatcher, CGP);
//Matcher->dump();
- EmitMatcherTable(TheMatcher, CGP, useEmitRegister2, OS);
+ EmitMatcherTable(TheMatcher, CGP, OS);
delete TheMatcher;
}
OpenPOWER on IntegriCloud