summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/CodeGenInstruction.h
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2011-09-20 03:17:40 +0000
committerAndrew Trick <atrick@apple.com>2011-09-20 03:17:40 +0000
commit8586e62d91771717510593cfedd0dfee226f9773 (patch)
tree4c701b1e5f3eb731a1e3e999a8fdf7fa0a7988eb /llvm/utils/TableGen/CodeGenInstruction.h
parent53df4b6dfa3300a98f9336f5fee7f676c878680d (diff)
downloadbcm5719-llvm-8586e62d91771717510593cfedd0dfee226f9773.tar.gz
bcm5719-llvm-8586e62d91771717510593cfedd0dfee226f9773.zip
ARM isel bug fix for adds/subs operands.
Modified ARMISelLowering::AdjustInstrPostInstrSelection to handle the full gamut of CPSR defs/uses including instructins whose "optional" cc_out operand is not really optional. This allowed removal of the hasPostISelHook to simplify the .td files and make the implementation more robust. Fixes rdar://10137436: sqlite3 miscompile llvm-svn: 140134
Diffstat (limited to 'llvm/utils/TableGen/CodeGenInstruction.h')
-rw-r--r--llvm/utils/TableGen/CodeGenInstruction.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/llvm/utils/TableGen/CodeGenInstruction.h b/llvm/utils/TableGen/CodeGenInstruction.h
index 468277aa96c..8d7669aca98 100644
--- a/llvm/utils/TableGen/CodeGenInstruction.h
+++ b/llvm/utils/TableGen/CodeGenInstruction.h
@@ -233,7 +233,6 @@ namespace llvm {
bool isReMaterializable;
bool hasDelaySlot;
bool usesCustomInserter;
- bool hasPostISelHook;
bool hasCtrlDep;
bool isNotDuplicable;
bool hasSideEffects;
OpenPOWER on IntegriCloud