summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/ARMDecoderEmitter.cpp
diff options
context:
space:
mode:
authorBruno Cardoso Lopes <bruno.cardoso@gmail.com>2011-01-18 20:45:56 +0000
committerBruno Cardoso Lopes <bruno.cardoso@gmail.com>2011-01-18 20:45:56 +0000
commit7f639c11d710772740199a79ca93afb5645b5518 (patch)
tree95eecbe97a284160897ac94065304dc4541e9a78 /llvm/utils/TableGen/ARMDecoderEmitter.cpp
parentec86bac8b35c8386bd1dfe3a29a781366d4ccfd7 (diff)
downloadbcm5719-llvm-7f639c11d710772740199a79ca93afb5645b5518.tar.gz
bcm5719-llvm-7f639c11d710772740199a79ca93afb5645b5518.zip
Add support for parsing and encoding ARM's official syntax for the BFI instruction
llvm-svn: 123770
Diffstat (limited to 'llvm/utils/TableGen/ARMDecoderEmitter.cpp')
-rw-r--r--llvm/utils/TableGen/ARMDecoderEmitter.cpp4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/utils/TableGen/ARMDecoderEmitter.cpp b/llvm/utils/TableGen/ARMDecoderEmitter.cpp
index 0c88a316580..21af62050d7 100644
--- a/llvm/utils/TableGen/ARMDecoderEmitter.cpp
+++ b/llvm/utils/TableGen/ARMDecoderEmitter.cpp
@@ -1560,6 +1560,10 @@ ARMDEBackend::populateInstruction(const CodeGenInstruction &CGI,
// which is a better design and less fragile than the name matchings.
if (Bits.allInComplete()) return false;
+ // Ignore "asm parser only" instructions.
+ if (Def.getValueAsBit("isAsmParserOnly"))
+ return false;
+
if (TN == TARGET_ARM) {
// FIXME: what about Int_MemBarrierV6 and Int_SyncBarrierV6?
if ((Name != "Int_MemBarrierV7" && Name != "Int_SyncBarrierV7") &&
OpenPOWER on IntegriCloud