summaryrefslogtreecommitdiffstats
path: root/llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp
diff options
context:
space:
mode:
authorClement Courbet <courbet@google.com>2019-10-09 11:29:21 +0000
committerClement Courbet <courbet@google.com>2019-10-09 11:29:21 +0000
commitd422d3a755d25b44e66a37e487d99ca5065275a3 (patch)
tree900fc74a5fed8ea9c478bbbc7208d9939fe48601 /llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp
parent60db8b7946b559517acb5232e345ebff1357cc08 (diff)
downloadbcm5719-llvm-d422d3a755d25b44e66a37e487d99ca5065275a3.tar.gz
bcm5719-llvm-d422d3a755d25b44e66a37e487d99ca5065275a3.zip
[llvm-exegesis][NFC] Remove extra `llvm::` qualifications.
Summary: First patch: in unit tests. Subscribers: nemanjai, tschuett, MaskRay, jsji, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D68687 llvm-svn: 374157
Diffstat (limited to 'llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp')
-rw-r--r--llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp16
1 files changed, 7 insertions, 9 deletions
diff --git a/llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp b/llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp
index 70ad4875be2..85fafa0c435 100644
--- a/llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp
+++ b/llvm/unittests/tools/llvm-exegesis/ARM/AssemblerTest.cpp
@@ -13,8 +13,6 @@ namespace llvm {
namespace exegesis {
namespace {
-using llvm::MCInstBuilder;
-
class ARMMachineFunctionGeneratorTest
: public MachineFunctionGeneratorBaseTest {
protected:
@@ -30,16 +28,16 @@ protected:
};
TEST_F(ARMMachineFunctionGeneratorTest, DISABLED_JitFunction) {
- Check({}, llvm::MCInst(), 0x1e, 0xff, 0x2f, 0xe1);
+ Check({}, MCInst(), 0x1e, 0xff, 0x2f, 0xe1);
}
TEST_F(ARMMachineFunctionGeneratorTest, DISABLED_JitFunctionADDrr) {
- Check({{llvm::ARM::R0, llvm::APInt()}},
- MCInstBuilder(llvm::ARM::ADDrr)
- .addReg(llvm::ARM::R0)
- .addReg(llvm::ARM::R0)
- .addReg(llvm::ARM::R0)
- .addImm(llvm::ARMCC::AL)
+ Check({{ARM::R0, APInt()}},
+ MCInstBuilder(ARM::ADDrr)
+ .addReg(ARM::R0)
+ .addReg(ARM::R0)
+ .addReg(ARM::R0)
+ .addImm(ARMCC::AL)
.addReg(0)
.addReg(0),
0x00, 0x00, 0x80, 0xe0, 0x1e, 0xff, 0x2f, 0xe1);
OpenPOWER on IntegriCloud