diff options
| author | Wei Zhao <wxz@marvell.com> | 2020-05-13 16:38:42 -0700 |
|---|---|---|
| committer | Tom Stellard <tstellar@redhat.com> | 2020-06-17 15:37:19 -0700 |
| commit | f5a9c661a35621640370837bae67cfb28f2f279b (patch) | |
| tree | 485aaa229ff1c2de1d576f94abb141a3a7130a25 /llvm/unittests/Support/TargetParserTest.cpp | |
| parent | 320907788da95386189be35c4480cb35ce896e8e (diff) | |
| download | bcm5719-llvm-f5a9c661a35621640370837bae67cfb28f2f279b.tar.gz bcm5719-llvm-f5a9c661a35621640370837bae67cfb28f2f279b.zip | |
[AARch64] Add Marvell ThunderX3T110 support
This is the first checkin to support Marvell ThunderX3T110.
Initial definition of the micro-ops of the instructions in ThunderX3T110
is included.
Differential Revision: https://reviews.llvm.org/D78129
(cherry picked from commit 382d3a85e2a9269569e7fb8caa487d7ef57900c6)
Diffstat (limited to 'llvm/unittests/Support/TargetParserTest.cpp')
| -rw-r--r-- | llvm/unittests/Support/TargetParserTest.cpp | 9 |
1 files changed, 8 insertions, 1 deletions
diff --git a/llvm/unittests/Support/TargetParserTest.cpp b/llvm/unittests/Support/TargetParserTest.cpp index 32d0924cd8b..dbf4617f8bb 100644 --- a/llvm/unittests/Support/TargetParserTest.cpp +++ b/llvm/unittests/Support/TargetParserTest.cpp @@ -908,6 +908,13 @@ TEST(TargetParserTest, testAArch64CPU) { AArch64::AEK_CRC | AArch64::AEK_CRYPTO | AArch64::AEK_LSE | AArch64::AEK_RDM | AArch64::AEK_FP | AArch64::AEK_SIMD, "8.1-A")); EXPECT_TRUE(testAArch64CPU( + "thunderx3t110", "armv8.3-a", "crypto-neon-fp-armv8", + AArch64::AEK_CRC | AArch64::AEK_CRYPTO | AArch64::AEK_LSE | + AArch64::AEK_RDM | AArch64::AEK_FP | AArch64::AEK_SIMD | + AArch64::AEK_PROFILE | AArch64::AEK_RAS | AArch64::AEK_RAND | + AArch64::AEK_RCPC, + "8.3-A")); + EXPECT_TRUE(testAArch64CPU( "thunderx", "armv8-a", "crypto-neon-fp-armv8", AArch64::AEK_CRC | AArch64::AEK_CRYPTO | AArch64::AEK_SIMD | AArch64::AEK_FP | AArch64::AEK_PROFILE, @@ -936,7 +943,7 @@ TEST(TargetParserTest, testAArch64CPU) { "8.2-A")); } -static constexpr unsigned NumAArch64CPUArchs = 35; +static constexpr unsigned NumAArch64CPUArchs = 36; TEST(TargetParserTest, testAArch64CPUArchList) { SmallVector<StringRef, NumAArch64CPUArchs> List; |
