summaryrefslogtreecommitdiffstats
path: root/llvm/unittests/Support/FormatVariadicTest.cpp
diff options
context:
space:
mode:
authorDaniel Sanders <daniel_l_sanders@apple.com>2017-10-23 18:19:24 +0000
committerDaniel Sanders <daniel_l_sanders@apple.com>2017-10-23 18:19:24 +0000
commitd66e0901aea59c485fb7e94652217842fadac267 (patch)
tree796e7680a287cd0a6a2b9578f45b96e47001691b /llvm/unittests/Support/FormatVariadicTest.cpp
parente140b3d122ec2bf8ac4184ee58dd5dca7af6cff7 (diff)
downloadbcm5719-llvm-d66e0901aea59c485fb7e94652217842fadac267.tar.gz
bcm5719-llvm-d66e0901aea59c485fb7e94652217842fadac267.zip
[globalisel][tablegen] Import stores and allow GISel to automatically substitute zero regs like WZR/XZR/$zero.
This patch enables the import of stores. Unfortunately, doing so by itself, loses an optimization where storing 0 to memory makes use of WZR/XZR. To mitigate this, this patch also introduces a new feature that allows register operands to nominate a zero register. When this is done, GlobalISel will substitute (G_CONSTANT 0) with the nominated register automatically. This is currently configured to only apply to the stores. Applying it to GPR32/GPR64 register classes in general will be done after review see (https://reviews.llvm.org/D39150). llvm-svn: 316360
Diffstat (limited to 'llvm/unittests/Support/FormatVariadicTest.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud