summaryrefslogtreecommitdiffstats
path: root/llvm/unittests/ExecutionEngine/Orc/IndirectionUtilsTest.cpp
diff options
context:
space:
mode:
authorDylan McKay <me@dylanmckay.io>2018-09-01 12:22:07 +0000
committerDylan McKay <me@dylanmckay.io>2018-09-01 12:22:07 +0000
commit8b0f9d2e58f1cb0267ebed9eec3de6b54ba10a98 (patch)
tree6fbea5137c0dfdb6cc96ec9d0af18e85d748cc0f /llvm/unittests/ExecutionEngine/Orc/IndirectionUtilsTest.cpp
parent89d2245a2ac5d6690166d0752da49d011fff9a7d (diff)
downloadbcm5719-llvm-8b0f9d2e58f1cb0267ebed9eec3de6b54ba10a98.tar.gz
bcm5719-llvm-8b0f9d2e58f1cb0267ebed9eec3de6b54ba10a98.zip
[AVR] Define the ROL instruction as an alias of ADC
The 'rol Rd' instruction is equivalent to 'adc Rd'. This caused compile warnings from tablegen because of conflicting bits shared between each instruction. llvm-svn: 341275
Diffstat (limited to 'llvm/unittests/ExecutionEngine/Orc/IndirectionUtilsTest.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud