diff options
| author | Juergen Ributzka <juergen@apple.com> | 2014-09-30 19:59:35 +0000 |
|---|---|---|
| committer | Juergen Ributzka <juergen@apple.com> | 2014-09-30 19:59:35 +0000 |
| commit | c110c0b99a2b1ef9f5bbad280abc42664971dc80 (patch) | |
| tree | 8906dc6ab5b0ee17d068c50f3527597e51aec8a5 /llvm/test | |
| parent | 9706978077b99d0da8273b7499af4d50812defae (diff) | |
| download | bcm5719-llvm-c110c0b99a2b1ef9f5bbad280abc42664971dc80.tar.gz bcm5719-llvm-c110c0b99a2b1ef9f5bbad280abc42664971dc80.zip | |
Recommit r218010 [FastISel][AArch64] Fold bit test and branch into TBZ and TBNZ.
Note: This version fixed an issue with the TBZ/TBNZ instructions that were
generated in FastISel. The issue was that the 64bit version of TBZ (TBZX)
automagically sets the upper bit of the immediate field that is used to specify
the bit we want to test. To test for any of the lower 32bits we have to first
extract the subregister and use the 32bit version of the TBZ instruction (TBZW).
Original commit message:
Teach selectBranch to fold bit test and branch into a single instruction (TBZ or
TBNZ).
llvm-svn: 218693
Diffstat (limited to 'llvm/test')
| -rw-r--r-- | llvm/test/CodeGen/AArch64/fast-isel-tbz.ll | 125 |
1 files changed, 125 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/AArch64/fast-isel-tbz.ll b/llvm/test/CodeGen/AArch64/fast-isel-tbz.ll new file mode 100644 index 00000000000..9fd10cb7a47 --- /dev/null +++ b/llvm/test/CodeGen/AArch64/fast-isel-tbz.ll @@ -0,0 +1,125 @@ +; RUN: llc -aarch64-atomic-cfg-tidy=0 -verify-machineinstrs -mtriple=aarch64-apple-darwin < %s | FileCheck %s +; RUN: llc -fast-isel -fast-isel-abort -aarch64-atomic-cfg-tidy=0 -verify-machineinstrs -mtriple=aarch64-apple-darwin < %s | FileCheck %s + +define i32 @icmp_eq_i8(i8 zeroext %a) { +; CHECK-LABEL: icmp_eq_i8 +; CHECK: tbz {{w[0-9]+}}, #0, {{LBB.+_2}} + %1 = and i8 %a, 1 + %2 = icmp eq i8 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_eq_i16(i16 zeroext %a) { +; CHECK-LABEL: icmp_eq_i16 +; CHECK: tbz w0, #1, {{LBB.+_2}} + %1 = and i16 %a, 2 + %2 = icmp eq i16 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_eq_i32(i32 %a) { +; CHECK-LABEL: icmp_eq_i32 +; CHECK: tbz w0, #2, {{LBB.+_2}} + %1 = and i32 %a, 4 + %2 = icmp eq i32 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_eq_i64_1(i64 %a) { +; CHECK-LABEL: icmp_eq_i64_1 +; CHECK: tbz w0, #3, {{LBB.+_2}} + %1 = and i64 %a, 8 + %2 = icmp eq i64 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_eq_i64_2(i64 %a) { +; CHECK-LABEL: icmp_eq_i64_2 +; CHECK: tbz x0, #32, {{LBB.+_2}} + %1 = and i64 %a, 4294967296 + %2 = icmp eq i64 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_ne_i8(i8 zeroext %a) { +; CHECK-LABEL: icmp_ne_i8 +; CHECK: tbnz w0, #0, {{LBB.+_2}} + %1 = and i8 %a, 1 + %2 = icmp ne i8 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_ne_i16(i16 zeroext %a) { +; CHECK-LABEL: icmp_ne_i16 +; CHECK: tbnz w0, #1, {{LBB.+_2}} + %1 = and i16 %a, 2 + %2 = icmp ne i16 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_ne_i32(i32 %a) { +; CHECK-LABEL: icmp_ne_i32 +; CHECK: tbnz w0, #2, {{LBB.+_2}} + %1 = and i32 %a, 4 + %2 = icmp ne i32 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_ne_i64_1(i64 %a) { +; CHECK-LABEL: icmp_ne_i64_1 +; CHECK: tbnz w0, #3, {{LBB.+_2}} + %1 = and i64 %a, 8 + %2 = icmp ne i64 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +define i32 @icmp_ne_i64_2(i64 %a) { +; CHECK-LABEL: icmp_ne_i64_2 +; CHECK: tbnz x0, #32, {{LBB.+_2}} + %1 = and i64 %a, 4294967296 + %2 = icmp ne i64 %1, 0 + br i1 %2, label %bb1, label %bb2, !prof !0 +bb1: + ret i32 1 +bb2: + ret i32 0 +} + +!0 = metadata !{metadata !"branch_weights", i32 0, i32 2147483647} +!1 = metadata !{metadata !"branch_weights", i32 2147483647, i32 0} |
