summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorRichard Sandiford <rsandifo@linux.vnet.ibm.com>2013-08-20 09:14:46 +0000
committerRichard Sandiford <rsandifo@linux.vnet.ibm.com>2013-08-20 09:14:46 +0000
commitbdd81d76f85cba8729f5c4711a161605085099bc (patch)
tree25da33b1dd112f40907ab9af7082ab8ff1ba95c2 /llvm/test
parent96aa93d5f18cc56915b24f07ad98b776ce616ca3 (diff)
downloadbcm5719-llvm-bdd81d76f85cba8729f5c4711a161605085099bc.tar.gz
bcm5719-llvm-bdd81d76f85cba8729f5c4711a161605085099bc.zip
Fix test typo and add usual "br %r14" test
llvm-svn: 188775
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/CodeGen/SystemZ/asm-17.ll3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/SystemZ/asm-17.ll b/llvm/test/CodeGen/SystemZ/asm-17.ll
index 86b0bbff953..7bc9da32ea9 100644
--- a/llvm/test/CodeGen/SystemZ/asm-17.ll
+++ b/llvm/test/CodeGen/SystemZ/asm-17.ll
@@ -83,12 +83,13 @@ define float @f7(float %in) {
; Test that both registers in a GR128 pair get hoisted.
define void @f8(i32 %count) {
-; CHECK-LABE: f8
+; CHECK-LABEL: f8
; CHECK-DAG: lhi %r0, 0
; CHECK-DAG: lhi %r1, 1
; CHECK: %loop
; CHECK-NOT: %r
; CHECK: blah %r0, %r1
+; CHECK: br %r14
entry:
br label %loop
OpenPOWER on IntegriCloud