summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorVlad Tsyrklevich <vtsyrklevich@google.com>2019-10-31 16:50:36 -0700
committerVlad Tsyrklevich <vtsyrklevich@google.com>2019-10-31 16:52:44 -0700
commit92a25fbf11da51c8e3573b81a877d3b226990c07 (patch)
tree0cf58fd9216685a0763cdfa689d6d3bb267ce3b5 /llvm/test
parentfd3d45006178afef983cc89b69e96d4104147a28 (diff)
downloadbcm5719-llvm-92a25fbf11da51c8e3573b81a877d3b226990c07.tar.gz
bcm5719-llvm-92a25fbf11da51c8e3573b81a877d3b226990c07.zip
Revert "[WebAssembly] Handle multiple loads of splatted loads"
This reverts commit 2ab1b8c1ec452fb743f6cc5051e75a01039cabfe, it is causing build failures on numerous bots, including sanitizer-x86_64-linux-bootstrap-ubsan. My previous revert was for the wrong commit.
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/CodeGen/WebAssembly/simd-load-splat.ll21
1 files changed, 0 insertions, 21 deletions
diff --git a/llvm/test/CodeGen/WebAssembly/simd-load-splat.ll b/llvm/test/CodeGen/WebAssembly/simd-load-splat.ll
deleted file mode 100644
index 4e693c285a3..00000000000
--- a/llvm/test/CodeGen/WebAssembly/simd-load-splat.ll
+++ /dev/null
@@ -1,21 +0,0 @@
-; RUN: llc < %s -asm-verbose=false -verify-machineinstrs -disable-wasm-fallthrough-return-opt -wasm-keep-registers -wasm-disable-explicit-locals -mattr=+unimplemented-simd128 | FileCheck %s
-
-; Regression test for an ISel failure when a splatted load had more
-; than one use. The main tests for load_splat are in simd-offset.ll.
-
-target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
-target triple = "wasm32-unknown-unknown"
-
-; CHECK-LABEL: load_splat:
-; CHECK-NEXT: .functype load_splat (i32, i32) -> (i32)
-; CHECK-NEXT: i32.load8_u $[[E:[0-9]+]]=, 0($0){{$}}
-; CHECK-NEXT: v8x16.load_splat $push[[V:[0-9]+]]=, 0($0){{$}}
-; CHECK-NEXT: v128.store 0($1), $pop[[V]]{{$}}
-; CHECK-NEXT: return $[[E]]{{$}}
-define i8 @load_splat(i8* %p, <16 x i8>* %out) {
- %e = load i8, i8* %p
- %v1 = insertelement <16 x i8> undef, i8 %e, i32 0
- %v2 = shufflevector <16 x i8> %v1, <16 x i8> undef, <16 x i32> zeroinitializer
- store <16 x i8> %v2, <16 x i8>* %out
- ret i8 %e
-}
OpenPOWER on IntegriCloud