summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorJingyue Wu <jingyue@google.com>2015-05-15 17:07:48 +0000
committerJingyue Wu <jingyue@google.com>2015-05-15 17:07:48 +0000
commit80a96d299a3ca1dfc0cb0ae3f75668d4f8c4d169 (patch)
treebfc7eabb290287998ea51a51256a9e8234bfd2e5 /llvm/test
parentcfb0443af6a69ff98cf3b455b491046663ad65f5 (diff)
downloadbcm5719-llvm-80a96d299a3ca1dfc0cb0ae3f75668d4f8c4d169.tar.gz
bcm5719-llvm-80a96d299a3ca1dfc0cb0ae3f75668d4f8c4d169.zip
[SLSR] handle (B | i) * S
Summary: Consider (B | i) * S as (B + i) * S if B and i have no bits set in common. Test Plan: @or in slsr-mul.ll Reviewers: broune, meheff Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D9788 llvm-svn: 237456
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll23
1 files changed, 23 insertions, 0 deletions
diff --git a/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll b/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll
index 9b9fc9de4ff..56b1d1fc5cd 100644
--- a/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll
+++ b/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll
@@ -44,6 +44,29 @@ define void @non_canonicalized(i32 %b, i32 %s) {
ret void
}
+define void @or(i32 %a, i32 %s) {
+ %b = shl i32 %a, 1
+; CHECK-LABEL: @or(
+ ; foo(b * s);
+ %mul0 = mul i32 %b, %s
+; CHECK: [[base:[^ ]+]] = mul i32
+ call void @foo(i32 %mul0)
+
+ ; foo((b | 1) * s);
+ %b1 = or i32 %b, 1
+ %mul1 = mul i32 %b1, %s
+; CHECK: add i32 [[base]], %s
+ call void @foo(i32 %mul1)
+
+ ; foo((b | 2) * s);
+ %b2 = or i32 %b, 2
+ %mul2 = mul i32 %b2, %s
+; CHECK: mul i32 %b2, %s
+ call void @foo(i32 %mul2)
+
+ ret void
+}
+
; foo(a * b)
; foo((a + 1) * b)
; foo(a * (b + 1))
OpenPOWER on IntegriCloud