summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorSander de Smalen <sander.desmalen@arm.com>2018-04-11 07:36:10 +0000
committerSander de Smalen <sander.desmalen@arm.com>2018-04-11 07:36:10 +0000
commit73937b7c9de865eaec7f708f643b6ff9aa800448 (patch)
tree22c486120ef4976a9e639d8db91090007b98d0c3 /llvm/test
parent23db1744f11677370d51f04d938b7d19d4daade7 (diff)
downloadbcm5719-llvm-73937b7c9de865eaec7f708f643b6ff9aa800448.tar.gz
bcm5719-llvm-73937b7c9de865eaec7f708f643b6ff9aa800448.zip
[AArch64][AsmParser] Unify code for parsing Neon/SVE vectors.
Summary: Merged 'tryMatchVectorRegister' (specific to Neon) and 'tryParseSVERegister' into a single 'tryParseVectorRegister' function, and created a generic 'parseVectorKind()' function that returns the #Elements and ElementWidth of a vector suffix. This reduces the duplication of this functionality between two the vector implementations. This is patch [1/6] in a series to add assembler/disassembler support for SVE's contiguous ST1 (scalar+imm) instructions. Reviewers: fhahn, rengolin, javed.absar, huntergr, SjoerdMeijer, t.p.northover, echristo, evandro Reviewed By: fhahn Subscribers: tschuett, llvm-commits, kristof.beyls Differential Revision: https://reviews.llvm.org/D45427 llvm-svn: 329782
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/MC/AArch64/SVE/add-diagnostics.s2
-rw-r--r--llvm/test/MC/AArch64/SVE/sub-diagnostics.s2
-rw-r--r--llvm/test/MC/AArch64/SVE/zip1-diagnostics.s2
-rw-r--r--llvm/test/MC/AArch64/SVE/zip2-diagnostics.s2
4 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/MC/AArch64/SVE/add-diagnostics.s b/llvm/test/MC/AArch64/SVE/add-diagnostics.s
index eea960fea9d..797038e51ec 100644
--- a/llvm/test/MC/AArch64/SVE/add-diagnostics.s
+++ b/llvm/test/MC/AArch64/SVE/add-diagnostics.s
@@ -8,7 +8,7 @@ add z22.h, z10.h, z32.h
// Invalid element kind.
add z20.h, z2.h, z31.x
-// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid sve vector kind qualifier
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid vector kind qualifier
// CHECK-NEXT: add z20.h, z2.h, z31.x
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SVE/sub-diagnostics.s b/llvm/test/MC/AArch64/SVE/sub-diagnostics.s
index 5c1a98d6a68..1c065aa554f 100644
--- a/llvm/test/MC/AArch64/SVE/sub-diagnostics.s
+++ b/llvm/test/MC/AArch64/SVE/sub-diagnostics.s
@@ -8,7 +8,7 @@ sub z3.h, z26.h, z32.h
// Invalid element kind.
sub z4.h, z27.h, z31.x
-// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid sve vector kind qualifier
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid vector kind qualifier
// CHECK-NEXT: sub z4.h, z27.h, z31.x
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SVE/zip1-diagnostics.s b/llvm/test/MC/AArch64/SVE/zip1-diagnostics.s
index 810ba7ac762..f5f7ceaa805 100644
--- a/llvm/test/MC/AArch64/SVE/zip1-diagnostics.s
+++ b/llvm/test/MC/AArch64/SVE/zip1-diagnostics.s
@@ -2,7 +2,7 @@
// Invalid element kind.
zip1 z10.h, z22.h, z31.x
-// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid sve vector kind qualifier
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid vector kind qualifier
// CHECK-NEXT: zip1 z10.h, z22.h, z31.x
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SVE/zip2-diagnostics.s b/llvm/test/MC/AArch64/SVE/zip2-diagnostics.s
index af783fcf07a..7f80ce2b842 100644
--- a/llvm/test/MC/AArch64/SVE/zip2-diagnostics.s
+++ b/llvm/test/MC/AArch64/SVE/zip2-diagnostics.s
@@ -2,7 +2,7 @@
// Invalid element kind.
zip2 z6.h, z23.h, z31.x
-// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid sve vector kind qualifier
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid vector kind qualifier
// CHECK-NEXT: zip2 z6.h, z23.h, z31.x
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
OpenPOWER on IntegriCloud