summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2017-06-22 22:58:12 +0000
committerEric Christopher <echristo@gmail.com>2017-06-22 22:58:12 +0000
commit5a7c2f17009460251cc27d9bda183d3272a419ba (patch)
treef38b198387a972a0249f9d3ead7c808c2cedfc3a /llvm/test
parent05a21351d68c2656e49798fe5789d92a203971a9 (diff)
downloadbcm5719-llvm-5a7c2f17009460251cc27d9bda183d3272a419ba.tar.gz
bcm5719-llvm-5a7c2f17009460251cc27d9bda183d3272a419ba.zip
Remove the LoadCombine pass. It was never enabled and is unsupported.
Based on discussions with the author on mailing lists. llvm-svn: 306067
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/Transforms/LoadCombine/deadcode.ll39
-rw-r--r--llvm/test/Transforms/LoadCombine/load-combine-aa.ll63
-rw-r--r--llvm/test/Transforms/LoadCombine/load-combine-assume.ll44
-rw-r--r--llvm/test/Transforms/LoadCombine/load-combine-negativegep.ll19
-rw-r--r--llvm/test/Transforms/LoadCombine/load-combine.ll190
5 files changed, 0 insertions, 355 deletions
diff --git a/llvm/test/Transforms/LoadCombine/deadcode.ll b/llvm/test/Transforms/LoadCombine/deadcode.ll
deleted file mode 100644
index ed72824ffb4..00000000000
--- a/llvm/test/Transforms/LoadCombine/deadcode.ll
+++ /dev/null
@@ -1,39 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
-; RUN: opt -load-combine -S < %s | FileCheck %s
-
-; It has been detected that dead loops like the one in this test case can be
-; created by -jump-threading (it was detected by a csmith generated program).
-;
-; According to -verify this is valid input (even if it could be discussed if
-; the dead loop really satisfies SSA form).
-;
-; The problem found was that the -load-combine pass ends up in an infinite loop
-; when analysing the 'bb1' basic block.
-define void @test1() {
-; CHECK-LABEL: @test1(
-; CHECK-NEXT: ret void
-; CHECK: bb1:
-; CHECK-NEXT: [[_TMP4:%.*]] = load i16, i16* [[_TMP10:%.*]], align 1
-; CHECK-NEXT: [[_TMP10]] = getelementptr i16, i16* [[_TMP10]], i16 1
-; CHECK-NEXT: br label [[BB1:%.*]]
-; CHECK: bb2:
-; CHECK-NEXT: [[_TMP7:%.*]] = load i16, i16* [[_TMP12:%.*]], align 1
-; CHECK-NEXT: [[_TMP12]] = getelementptr i16, i16* [[_TMP12]], i16 1
-; CHECK-NEXT: br label [[BB2:%.*]]
-;
- ret void
-
-bb1:
- %_tmp4 = load i16, i16* %_tmp10, align 1
- %_tmp10 = getelementptr i16, i16* %_tmp10, i16 1
- br label %bb1
-
-; A second basic block. Running the test with -debug-pass=Executions shows
-; that we only run the Dominator Tree Construction one time for each function,
-; also when having multiple basic blocks in the function.
-bb2:
- %_tmp7 = load i16, i16* %_tmp12, align 1
- %_tmp12 = getelementptr i16, i16* %_tmp12, i16 1
- br label %bb2
-
-}
diff --git a/llvm/test/Transforms/LoadCombine/load-combine-aa.ll b/llvm/test/Transforms/LoadCombine/load-combine-aa.ll
deleted file mode 100644
index 5a577516fb4..00000000000
--- a/llvm/test/Transforms/LoadCombine/load-combine-aa.ll
+++ /dev/null
@@ -1,63 +0,0 @@
-; RUN: opt -basicaa -load-combine -S < %s | FileCheck %s
-target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
-target triple = "x86_64-unknown-linux-gnu"
-
-define i64 @test1(i32* nocapture readonly noalias %a, i32* nocapture readonly noalias %b) {
-; CHECK-LABEL: @test1
-
-; CHECK: load i64, i64*
-; CHECK: ret i64
-
- %load1 = load i32, i32* %a, align 4
- %conv = zext i32 %load1 to i64
- %arrayidx1 = getelementptr inbounds i32, i32* %a, i64 1
- store i32 %load1, i32* %b, align 4
- %load2 = load i32, i32* %arrayidx1, align 4
- %conv2 = zext i32 %load2 to i64
- %shl = shl nuw i64 %conv2, 32
- %add = or i64 %shl, %conv
- ret i64 %add
-}
-
-define i64 @test2(i32* nocapture readonly %a, i32* nocapture readonly %b) {
-; CHECK-LABEL: @test2
-
-; CHECK-NOT: load i64
-; CHECK: load i32, i32*
-; CHECK: load i32, i32*
-; CHECK: ret i64
-
- %load1 = load i32, i32* %a, align 4
- %conv = zext i32 %load1 to i64
- %arrayidx1 = getelementptr inbounds i32, i32* %a, i64 1
- store i32 %load1, i32* %b, align 4
- %load2 = load i32, i32* %arrayidx1, align 4
- %conv2 = zext i32 %load2 to i64
- %shl = shl nuw i64 %conv2, 32
- %add = or i64 %shl, %conv
- ret i64 %add
-}
-
-%rec11 = type { i16, i16, i16 }
-@str = global %rec11 { i16 1, i16 2, i16 3 }
-
-; PR31517 - Check that loads which span an aliasing store are not combined.
-define i16 @test3() {
-; CHECK-LABEL: @test3
-
-; CHECK-NOT: load i32
-; CHECK: load i16, i16*
-; CHECK: store i16
-; CHECK: load i16, i16*
-; CHECK: ret i16
-
- %_tmp9 = getelementptr %rec11, %rec11* @str, i16 0, i32 1
- %_tmp10 = load i16, i16* %_tmp9
- %_tmp12 = getelementptr %rec11, %rec11* @str, i16 0, i32 0
- store i16 %_tmp10, i16* %_tmp12
- %_tmp13 = getelementptr %rec11, %rec11* @str, i16 0, i32 0
- %_tmp14 = load i16, i16* %_tmp13
- %_tmp15 = icmp eq i16 %_tmp14, 3
- %_tmp16 = select i1 %_tmp15, i16 1, i16 0
- ret i16 %_tmp16
-}
diff --git a/llvm/test/Transforms/LoadCombine/load-combine-assume.ll b/llvm/test/Transforms/LoadCombine/load-combine-assume.ll
deleted file mode 100644
index 2d6d160f12f..00000000000
--- a/llvm/test/Transforms/LoadCombine/load-combine-assume.ll
+++ /dev/null
@@ -1,44 +0,0 @@
-; RUN: opt -basicaa -load-combine -instcombine -S < %s | FileCheck %s
-target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
-target triple = "x86_64-unknown-linux-gnu"
-
-declare void @llvm.assume(i1) nounwind
-
-; 'load' before the 'call' gets optimized:
-define i64 @test1(i32* nocapture readonly %a, i1 %b) {
-; CHECK-LABEL: @test1
-
-; CHECK-DAG: load i64, i64* %1, align 4
-; CHECK-DAG: tail call void @llvm.assume(i1 %b)
-; CHECK: ret i64
-
- %load1 = load i32, i32* %a, align 4
- %conv = zext i32 %load1 to i64
- %arrayidx1 = getelementptr inbounds i32, i32* %a, i64 1
- %load2 = load i32, i32* %arrayidx1, align 4
- tail call void @llvm.assume(i1 %b)
- %conv2 = zext i32 %load2 to i64
- %shl = shl nuw i64 %conv2, 32
- %add = or i64 %shl, %conv
- ret i64 %add
-}
-
-; 'call' before the 'load' doesn't get optimized:
-define i64 @test2(i32* nocapture readonly %a, i1 %b) {
-; CHECK-LABEL: @test2
-
-; CHECK-DAG: load i64, i64* %1, align 4
-; CHECK-DAG: tail call void @llvm.assume(i1 %b)
-; CHECK: ret i64
-
- %load1 = load i32, i32* %a, align 4
- %conv = zext i32 %load1 to i64
- %arrayidx1 = getelementptr inbounds i32, i32* %a, i64 1
- tail call void @llvm.assume(i1 %b)
- %load2 = load i32, i32* %arrayidx1, align 4
- %conv2 = zext i32 %load2 to i64
- %shl = shl nuw i64 %conv2, 32
- %add = or i64 %shl, %conv
- ret i64 %add
-}
-
diff --git a/llvm/test/Transforms/LoadCombine/load-combine-negativegep.ll b/llvm/test/Transforms/LoadCombine/load-combine-negativegep.ll
deleted file mode 100644
index 7c5700b4295..00000000000
--- a/llvm/test/Transforms/LoadCombine/load-combine-negativegep.ll
+++ /dev/null
@@ -1,19 +0,0 @@
-; RUN: opt -basicaa -load-combine -S < %s | FileCheck %s
-target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
-target triple = "x86_64-unknown-linux-gnu"
-
-define i32 @Load_NegGep(i32* %i){
- %1 = getelementptr inbounds i32, i32* %i, i64 -1
- %2 = load i32, i32* %1, align 4
- %3 = load i32, i32* %i, align 4
- %4 = add nsw i32 %3, %2
- ret i32 %4
-; CHECK-LABEL: @Load_NegGep(
-; CHECK: %[[load:.*]] = load i64
-; CHECK: %[[combine_extract_lo:.*]] = trunc i64 %[[load]] to i32
-; CHECK: %[[combine_extract_shift:.*]] = lshr i64 %[[load]], 32
-; CHECK: %[[combine_extract_hi:.*]] = trunc i64 %[[combine_extract_shift]] to i32
-; CHECK: %[[add:.*]] = add nsw i32 %[[combine_extract_hi]], %[[combine_extract_lo]]
-}
-
-
diff --git a/llvm/test/Transforms/LoadCombine/load-combine.ll b/llvm/test/Transforms/LoadCombine/load-combine.ll
deleted file mode 100644
index d5068787639..00000000000
--- a/llvm/test/Transforms/LoadCombine/load-combine.ll
+++ /dev/null
@@ -1,190 +0,0 @@
-; RUN: opt < %s -load-combine -instcombine -S | FileCheck %s
-
-target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
-target triple = "x86_64-unknown-linux-gnu"
-
-; Combine read from char* idiom.
-define i64 @LoadU64_x64_0(i64* %pData) {
- %1 = bitcast i64* %pData to i8*
- %2 = load i8, i8* %1, align 1
- %3 = zext i8 %2 to i64
- %4 = shl nuw i64 %3, 56
- %5 = getelementptr inbounds i8, i8* %1, i64 1
- %6 = load i8, i8* %5, align 1
- %7 = zext i8 %6 to i64
- %8 = shl nuw nsw i64 %7, 48
- %9 = or i64 %8, %4
- %10 = getelementptr inbounds i8, i8* %1, i64 2
- %11 = load i8, i8* %10, align 1
- %12 = zext i8 %11 to i64
- %13 = shl nuw nsw i64 %12, 40
- %14 = or i64 %9, %13
- %15 = getelementptr inbounds i8, i8* %1, i64 3
- %16 = load i8, i8* %15, align 1
- %17 = zext i8 %16 to i64
- %18 = shl nuw nsw i64 %17, 32
- %19 = or i64 %14, %18
- %20 = getelementptr inbounds i8, i8* %1, i64 4
- %21 = load i8, i8* %20, align 1
- %22 = zext i8 %21 to i64
- %23 = shl nuw nsw i64 %22, 24
- %24 = or i64 %19, %23
- %25 = getelementptr inbounds i8, i8* %1, i64 5
- %26 = load i8, i8* %25, align 1
- %27 = zext i8 %26 to i64
- %28 = shl nuw nsw i64 %27, 16
- %29 = or i64 %24, %28
- %30 = getelementptr inbounds i8, i8* %1, i64 6
- %31 = load i8, i8* %30, align 1
- %32 = zext i8 %31 to i64
- %33 = shl nuw nsw i64 %32, 8
- %34 = or i64 %29, %33
- %35 = getelementptr inbounds i8, i8* %1, i64 7
- %36 = load i8, i8* %35, align 1
- %37 = zext i8 %36 to i64
- %38 = or i64 %34, %37
- ret i64 %38
-; CHECK-LABEL: @LoadU64_x64_0(
-; CHECK: load i64, i64* %{{.*}}, align 1
-; CHECK-NOT: load
-}
-
-; Combine simple adjacent loads.
-define i32 @"2xi16_i32"(i16* %x) {
- %1 = load i16, i16* %x, align 2
- %2 = getelementptr inbounds i16, i16* %x, i64 1
- %3 = load i16, i16* %2, align 2
- %4 = zext i16 %3 to i32
- %5 = shl nuw i32 %4, 16
- %6 = zext i16 %1 to i32
- %7 = or i32 %5, %6
- ret i32 %7
-; CHECK-LABEL: @"2xi16_i32"(
-; CHECK: load i32, i32* %{{.*}}, align 2
-; CHECK-NOT: load
-}
-
-; Don't combine loads across stores.
-define i32 @"2xi16_i32_store"(i16* %x, i16* %y) {
- %1 = load i16, i16* %x, align 2
- store i16 0, i16* %y, align 2
- %2 = getelementptr inbounds i16, i16* %x, i64 1
- %3 = load i16, i16* %2, align 2
- %4 = zext i16 %3 to i32
- %5 = shl nuw i32 %4, 16
- %6 = zext i16 %1 to i32
- %7 = or i32 %5, %6
- ret i32 %7
-; CHECK-LABEL: @"2xi16_i32_store"(
-; CHECK: load i16, i16* %{{.*}}, align 2
-; CHECK: store
-; CHECK: load i16, i16* %{{.*}}, align 2
-}
-
-; Don't combine loads with a gap.
-define i32 @"2xi16_i32_gap"(i16* %x) {
- %1 = load i16, i16* %x, align 2
- %2 = getelementptr inbounds i16, i16* %x, i64 2
- %3 = load i16, i16* %2, align 2
- %4 = zext i16 %3 to i32
- %5 = shl nuw i32 %4, 16
- %6 = zext i16 %1 to i32
- %7 = or i32 %5, %6
- ret i32 %7
-; CHECK-LABEL: @"2xi16_i32_gap"(
-; CHECK: load i16, i16* %{{.*}}, align 2
-; CHECK: load i16, i16* %{{.*}}, align 2
-}
-
-; Combine out of order loads.
-define i32 @"2xi16_i32_order"(i16* %x) {
- %1 = getelementptr inbounds i16, i16* %x, i64 1
- %2 = load i16, i16* %1, align 2
- %3 = zext i16 %2 to i32
- %4 = load i16, i16* %x, align 2
- %5 = shl nuw i32 %3, 16
- %6 = zext i16 %4 to i32
- %7 = or i32 %5, %6
- ret i32 %7
-; CHECK-LABEL: @"2xi16_i32_order"(
-; CHECK: load i32, i32* %{{.*}}, align 2
-; CHECK-NOT: load
-}
-
-; Overlapping loads.
-define i32 @"2xi16_i32_overlap"(i8* %x) {
- %1 = bitcast i8* %x to i16*
- %2 = load i16, i16* %1, align 2
- %3 = getelementptr inbounds i8, i8* %x, i64 1
- %4 = bitcast i8* %3 to i16*
- %5 = load i16, i16* %4, align 2
- %6 = zext i16 %5 to i32
- %7 = shl nuw i32 %6, 16
- %8 = zext i16 %2 to i32
- %9 = or i32 %7, %8
- ret i32 %9
-; CHECK-LABEL: @"2xi16_i32_overlap"(
-; CHECK: load i16, i16* %{{.*}}, align 2
-; CHECK: load i16, i16* %{{.*}}, align 2
-}
-
-; Combine valid alignments.
-define i64 @"2xi16_i64_align"(i8* %x) {
- %1 = bitcast i8* %x to i32*
- %2 = load i32, i32* %1, align 4
- %3 = getelementptr inbounds i8, i8* %x, i64 4
- %4 = bitcast i8* %3 to i16*
- %5 = load i16, i16* %4, align 2
- %6 = getelementptr inbounds i8, i8* %x, i64 6
- %7 = bitcast i8* %6 to i16*
- %8 = load i16, i16* %7, align 2
- %9 = zext i16 %8 to i64
- %10 = shl nuw i64 %9, 48
- %11 = zext i16 %5 to i64
- %12 = shl nuw nsw i64 %11, 32
- %13 = zext i32 %2 to i64
- %14 = or i64 %12, %13
- %15 = or i64 %14, %10
- ret i64 %15
-; CHECK-LABEL: @"2xi16_i64_align"(
-; CHECK: load i64, i64* %{{.*}}, align 4
-}
-
-; Non power of two.
-define i64 @"2xi16_i64_npo2"(i8* %x) {
- %1 = load i8, i8* %x, align 1
- %2 = zext i8 %1 to i64
- %3 = getelementptr inbounds i8, i8* %x, i64 1
- %4 = load i8, i8* %3, align 1
- %5 = zext i8 %4 to i64
- %6 = shl nuw nsw i64 %5, 8
- %7 = or i64 %6, %2
- %8 = getelementptr inbounds i8, i8* %x, i64 2
- %9 = load i8, i8* %8, align 1
- %10 = zext i8 %9 to i64
- %11 = shl nuw nsw i64 %10, 16
- %12 = or i64 %11, %7
- %13 = getelementptr inbounds i8, i8* %x, i64 3
- %14 = load i8, i8* %13, align 1
- %15 = zext i8 %14 to i64
- %16 = shl nuw nsw i64 %15, 24
- %17 = or i64 %16, %12
- %18 = getelementptr inbounds i8, i8* %x, i64 4
- %19 = load i8, i8* %18, align 1
- %20 = zext i8 %19 to i64
- %21 = shl nuw nsw i64 %20, 32
- %22 = or i64 %21, %17
- %23 = getelementptr inbounds i8, i8* %x, i64 5
- %24 = load i8, i8* %23, align 1
- %25 = zext i8 %24 to i64
- %26 = shl nuw nsw i64 %25, 40
- %27 = or i64 %26, %22
- %28 = getelementptr inbounds i8, i8* %x, i64 6
- %29 = load i8, i8* %28, align 1
- %30 = zext i8 %29 to i64
- %31 = shl nuw nsw i64 %30, 48
- %32 = or i64 %31, %27
- ret i64 %32
-; CHECK-LABEL: @"2xi16_i64_npo2"(
-; CHECK: load i32, i32* %{{.*}}, align 1
-}
OpenPOWER on IntegriCloud