summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-11-10 22:10:12 +0000
committerJim Grosbach <grosbach@apple.com>2011-11-10 22:10:12 +0000
commit5a5ce6374278e8533476598718099513fb37a79f (patch)
treecdfd1f34869b1d428c5949f32f49e7d461bdc06f /llvm/test
parent085f6f2af15395934925faaaeb7bd59b8eef091d (diff)
downloadbcm5719-llvm-5a5ce6374278e8533476598718099513fb37a79f.tar.gz
bcm5719-llvm-5a5ce6374278e8533476598718099513fb37a79f.zip
Thumb MUL assembly parsing for 3-operand form.
Get the source register that isn't tied to the destination register correct, even when the assembly source operand order is backwards. rdar://10428630 llvm-svn: 144322
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/MC/ARM/basic-thumb-instructions.s2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/test/MC/ARM/basic-thumb-instructions.s b/llvm/test/MC/ARM/basic-thumb-instructions.s
index 0fa52b09874..6e830cd557f 100644
--- a/llvm/test/MC/ARM/basic-thumb-instructions.s
+++ b/llvm/test/MC/ARM/basic-thumb-instructions.s
@@ -372,9 +372,11 @@ _func:
@ MUL
@------------------------------------------------------------------------------
muls r1, r2, r1
+ muls r2, r2, r3
muls r3, r4
@ CHECK: muls r1, r2, r1 @ encoding: [0x51,0x43]
+@ CHECK: muls r2, r3, r2 @ encoding: [0x5a,0x43]
@ CHECK: muls r3, r4, r3 @ encoding: [0x63,0x43]
OpenPOWER on IntegriCloud