diff options
| author | Jan Vesely <jan.vesely@rutgers.edu> | 2014-08-12 17:31:17 +0000 |
|---|---|---|
| committer | Jan Vesely <jan.vesely@rutgers.edu> | 2014-08-12 17:31:17 +0000 |
| commit | 4a33bc6206a11c66b68ed9046cc0b7c111909b4f (patch) | |
| tree | ae057ddd35f3039bacadaf67d9057d47c12aca52 /llvm/test | |
| parent | 8427df974eff69d317fa2a6d482e2449dc448a6e (diff) | |
| download | bcm5719-llvm-4a33bc6206a11c66b68ed9046cc0b7c111909b4f.tar.gz bcm5719-llvm-4a33bc6206a11c66b68ed9046cc0b7c111909b4f.zip | |
R600: Use i24 optimized path for SREM
v2: add tests
rename LowerSDIV24 to LowerSDIVREM24
handle the rem part in this function
Signed-off-by: Jan Vesely <jan.vesely@rutgers.edu>
llvm-svn: 215460
Diffstat (limited to 'llvm/test')
| -rw-r--r-- | llvm/test/CodeGen/R600/sdivrem24.ll (renamed from llvm/test/CodeGen/R600/sdiv24.ll) | 118 |
1 files changed, 118 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/R600/sdiv24.ll b/llvm/test/CodeGen/R600/sdivrem24.ll index 84c9ecbbfda..55f6d2c09ee 100644 --- a/llvm/test/CodeGen/R600/sdiv24.ll +++ b/llvm/test/CodeGen/R600/sdivrem24.ll @@ -118,3 +118,121 @@ define void @test_no_sdiv24_i32_2(i32 addrspace(1)* %out, i32 addrspace(1)* %in) store i32 %result, i32 addrspace(1)* %out, align 4 ret void } + +; FUNC-LABEL: @srem24_i8 +; SI: V_CVT_F32_I32 +; SI: V_CVT_F32_I32 +; SI: V_RCP_F32 +; SI: V_CVT_I32_F32 + +; EG: INT_TO_FLT +; EG-DAG: INT_TO_FLT +; EG-DAG: RECIP_IEEE +; EG: FLT_TO_INT +define void @srem24_i8(i8 addrspace(1)* %out, i8 addrspace(1)* %in) { + %den_ptr = getelementptr i8 addrspace(1)* %in, i8 1 + %num = load i8 addrspace(1) * %in + %den = load i8 addrspace(1) * %den_ptr + %result = srem i8 %num, %den + store i8 %result, i8 addrspace(1)* %out + ret void +} + +; FUNC-LABEL: @srem24_i16 +; SI: V_CVT_F32_I32 +; SI: V_CVT_F32_I32 +; SI: V_RCP_F32 +; SI: V_CVT_I32_F32 + +; EG: INT_TO_FLT +; EG-DAG: INT_TO_FLT +; EG-DAG: RECIP_IEEE +; EG: FLT_TO_INT +define void @srem24_i16(i16 addrspace(1)* %out, i16 addrspace(1)* %in) { + %den_ptr = getelementptr i16 addrspace(1)* %in, i16 1 + %num = load i16 addrspace(1) * %in, align 2 + %den = load i16 addrspace(1) * %den_ptr, align 2 + %result = srem i16 %num, %den + store i16 %result, i16 addrspace(1)* %out, align 2 + ret void +} + +; FUNC-LABEL: @srem24_i32 +; SI: V_CVT_F32_I32 +; SI: V_CVT_F32_I32 +; SI: V_RCP_F32 +; SI: V_CVT_I32_F32 + +; EG: INT_TO_FLT +; EG-DAG: INT_TO_FLT +; EG-DAG: RECIP_IEEE +; EG: FLT_TO_INT +define void @srem24_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) { + %den_ptr = getelementptr i32 addrspace(1)* %in, i32 1 + %num = load i32 addrspace(1) * %in, align 4 + %den = load i32 addrspace(1) * %den_ptr, align 4 + %num.i24.0 = shl i32 %num, 8 + %den.i24.0 = shl i32 %den, 8 + %num.i24 = ashr i32 %num.i24.0, 8 + %den.i24 = ashr i32 %den.i24.0, 8 + %result = srem i32 %num.i24, %den.i24 + store i32 %result, i32 addrspace(1)* %out, align 4 + ret void +} + +; FUNC-LABEL: @srem25_i32 +; SI-NOT: V_CVT_F32_I32 +; SI-NOT: V_RCP_F32 + +; EG-NOT: INT_TO_FLT +; EG-NOT: RECIP_IEEE +define void @srem25_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) { + %den_ptr = getelementptr i32 addrspace(1)* %in, i32 1 + %num = load i32 addrspace(1) * %in, align 4 + %den = load i32 addrspace(1) * %den_ptr, align 4 + %num.i24.0 = shl i32 %num, 7 + %den.i24.0 = shl i32 %den, 7 + %num.i24 = ashr i32 %num.i24.0, 7 + %den.i24 = ashr i32 %den.i24.0, 7 + %result = srem i32 %num.i24, %den.i24 + store i32 %result, i32 addrspace(1)* %out, align 4 + ret void +} + +; FUNC-LABEL: @test_no_srem24_i32_1 +; SI-NOT: V_CVT_F32_I32 +; SI-NOT: V_RCP_F32 + +; EG-NOT: INT_TO_FLT +; EG-NOT: RECIP_IEEE +define void @test_no_srem24_i32_1(i32 addrspace(1)* %out, i32 addrspace(1)* %in) { + %den_ptr = getelementptr i32 addrspace(1)* %in, i32 1 + %num = load i32 addrspace(1) * %in, align 4 + %den = load i32 addrspace(1) * %den_ptr, align 4 + %num.i24.0 = shl i32 %num, 8 + %den.i24.0 = shl i32 %den, 7 + %num.i24 = ashr i32 %num.i24.0, 8 + %den.i24 = ashr i32 %den.i24.0, 7 + %result = srem i32 %num.i24, %den.i24 + store i32 %result, i32 addrspace(1)* %out, align 4 + ret void +} + +; FUNC-LABEL: @test_no_srem24_i32_2 +; SI-NOT: V_CVT_F32_I32 +; SI-NOT: V_RCP_F32 + +; EG-NOT: INT_TO_FLT +; EG-NOT: RECIP_IEEE +define void @test_no_srem24_i32_2(i32 addrspace(1)* %out, i32 addrspace(1)* %in) { + %den_ptr = getelementptr i32 addrspace(1)* %in, i32 1 + %num = load i32 addrspace(1) * %in, align 4 + %den = load i32 addrspace(1) * %den_ptr, align 4 + %num.i24.0 = shl i32 %num, 7 + %den.i24.0 = shl i32 %den, 8 + %num.i24 = ashr i32 %num.i24.0, 7 + %den.i24 = ashr i32 %den.i24.0, 8 + %result = srem i32 %num.i24, %den.i24 + store i32 %result, i32 addrspace(1)* %out, align 4 + ret void +} |

