diff options
author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2014-05-22 18:00:24 +0000 |
---|---|---|
committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2014-05-22 18:00:24 +0000 |
commit | 493c5f1bc459862adf51b17bb6eadbf644a598d8 (patch) | |
tree | c71ba00050c1961405cdaabf19f8cceb122d81c6 /llvm/test | |
parent | f15a05623e5263f9232f8796587ee1cedcf7b15c (diff) | |
download | bcm5719-llvm-493c5f1bc459862adf51b17bb6eadbf644a598d8.tar.gz bcm5719-llvm-493c5f1bc459862adf51b17bb6eadbf644a598d8.zip |
R600: Expand mul24 for GPUs without it
llvm-svn: 209458
Diffstat (limited to 'llvm/test')
-rw-r--r-- | llvm/test/CodeGen/R600/llvm.AMDGPU.imul24.ll | 3 | ||||
-rw-r--r-- | llvm/test/CodeGen/R600/llvm.AMDGPU.umul24.ll | 10 |
2 files changed, 10 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/R600/llvm.AMDGPU.imul24.ll b/llvm/test/CodeGen/R600/llvm.AMDGPU.imul24.ll index 33a1b8204e2..8ee3520daea 100644 --- a/llvm/test/CodeGen/R600/llvm.AMDGPU.imul24.ll +++ b/llvm/test/CodeGen/R600/llvm.AMDGPU.imul24.ll @@ -1,14 +1,15 @@ ; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s ; RUN: llc -march=r600 -mcpu=cayman -verify-machineinstrs < %s | FileCheck -check-prefix=CM -check-prefix=FUNC %s +; RUN: llc -march=r600 -mcpu=redwood -verify-machineinstrs < %s | FileCheck -check-prefix=R600 -check-prefix=FUNC %s declare i32 @llvm.AMDGPU.imul24(i32, i32) nounwind readnone ; FUNC-LABEL: @test_imul24 ; SI: V_MUL_I32_I24 ; CM: MUL_INT24 +; R600: MULLO_INT define void @test_imul24(i32 addrspace(1)* %out, i32 %src0, i32 %src1) nounwind { %mul = call i32 @llvm.AMDGPU.imul24(i32 %src0, i32 %src1) nounwind readnone store i32 %mul, i32 addrspace(1)* %out, align 4 ret void } - diff --git a/llvm/test/CodeGen/R600/llvm.AMDGPU.umul24.ll b/llvm/test/CodeGen/R600/llvm.AMDGPU.umul24.ll index 21f824a65fc..72a36029fb3 100644 --- a/llvm/test/CodeGen/R600/llvm.AMDGPU.umul24.ll +++ b/llvm/test/CodeGen/R600/llvm.AMDGPU.umul24.ll @@ -1,11 +1,17 @@ ; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s +; RUN: llc -march=r600 -mcpu=cayman -verify-machineinstrs < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s +; RUN: llc -march=r600 -mcpu=redwood -verify-machineinstrs < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s +; XUN: llc -march=r600 -mcpu=r600 -verify-machineinstrs < %s | FileCheck -check-prefix=R600 -check-prefix=FUNC %s +; XUN: llc -march=r600 -mcpu=r770 -verify-machineinstrs < %s | FileCheck -check-prefix=R600 -check-prefix=FUNC %s declare i32 @llvm.AMDGPU.umul24(i32, i32) nounwind readnone -; SI-LABEL: @test_umul24 +; FUNC-LABEL: @test_umul24 +; SI: V_MUL_U32_U24 +; R600: MUL_UINT24 +; R600: MULLO_UINT define void @test_umul24(i32 addrspace(1)* %out, i32 %src0, i32 %src1) nounwind { %mul = call i32 @llvm.AMDGPU.umul24(i32 %src0, i32 %src1) nounwind readnone store i32 %mul, i32 addrspace(1)* %out, align 4 ret void } - |