diff options
author | Mehdi Amini <mehdi.amini@apple.com> | 2015-02-16 21:47:58 +0000 |
---|---|---|
committer | Mehdi Amini <mehdi.amini@apple.com> | 2015-02-16 21:47:58 +0000 |
commit | 3e0023b8f6277b4b1335214bdf5ea4a76005fe33 (patch) | |
tree | f763d8ff04015df1bd50e9d89cedcb5202074960 /llvm/test | |
parent | b9a0fa4822748a472df4ad1762cbb5ab923dfe25 (diff) | |
download | bcm5719-llvm-3e0023b8f6277b4b1335214bdf5ea4a76005fe33.tar.gz bcm5719-llvm-3e0023b8f6277b4b1335214bdf5ea4a76005fe33.zip |
SelectionDAG: fold (fp_to_u/sint (s/uint_to_fp)) here too
Update SPARC tests to match.
From: Fiona Glaser <fglaser@apple.com>
llvm-svn: 229438
Diffstat (limited to 'llvm/test')
-rw-r--r-- | llvm/test/CodeGen/SPARC/float.ll | 4 | ||||
-rw-r--r-- | llvm/test/CodeGen/SPARC/fp128.ll | 32 | ||||
-rw-r--r-- | llvm/test/CodeGen/X86/float-conv-elim.ll | 32 |
3 files changed, 52 insertions, 16 deletions
diff --git a/llvm/test/CodeGen/SPARC/float.ll b/llvm/test/CodeGen/SPARC/float.ll index 66367042cad..d7a79cb05a8 100644 --- a/llvm/test/CodeGen/SPARC/float.ll +++ b/llvm/test/CodeGen/SPARC/float.ll @@ -154,11 +154,11 @@ entry: ; SPARC64: fitod ; SPARC64: fdtoi -define void @test_itod_dtoi(i32 %a, i32* %ptr0, double* %ptr1) { +define void @test_itod_dtoi(i32 %a, double %b, i32* %ptr0, double* %ptr1) { entry: %0 = sitofp i32 %a to double store double %0, double* %ptr1, align 8 - %1 = fptosi double %0 to i32 + %1 = fptosi double %b to i32 store i32 %1, i32* %ptr0, align 8 ret void } diff --git a/llvm/test/CodeGen/SPARC/fp128.ll b/llvm/test/CodeGen/SPARC/fp128.ll index abd89bf264e..a06112a56ba 100644 --- a/llvm/test/CodeGen/SPARC/fp128.ll +++ b/llvm/test/CodeGen/SPARC/fp128.ll @@ -182,26 +182,28 @@ entry: } ; HARD-LABEL: test_itoq_qtoi -; HARD: call _Q_lltoq -; HARD: call _Q_qtoll -; HARD: fitoq -; HARD: fqtoi +; HARD-DAG: call _Q_lltoq +; HARD-DAG: call _Q_qtoll +; HARD-DAG: fitoq +; HARD-DAG: fqtoi ; SOFT-LABEL: test_itoq_qtoi -; SOFT: call _Q_lltoq -; SOFT: call _Q_qtoll -; SOFT: call _Q_itoq -; SOFT: call _Q_qtoi +; SOFT-DAG: call _Q_lltoq +; SOFT-DAG: call _Q_qtoll +; SOFT-DAG: call _Q_itoq +; SOFT-DAG: call _Q_qtoi -define void @test_itoq_qtoi(i64 %a, i32 %b, i64* %ptr0, fp128* %ptr1) { +define void @test_itoq_qtoi(i64 %a, i32 %b, fp128* %c, fp128* %d, i64* %ptr0, fp128* %ptr1) { entry: %0 = sitofp i64 %a to fp128 store fp128 %0, fp128* %ptr1, align 8 - %1 = fptosi fp128 %0 to i64 + %cval = load fp128* %c, align 8 + %1 = fptosi fp128 %cval to i64 store i64 %1, i64* %ptr0, align 8 %2 = sitofp i32 %b to fp128 store fp128 %2, fp128* %ptr1, align 8 - %3 = fptosi fp128 %2 to i32 + %dval = load fp128* %d, align 8 + %3 = fptosi fp128 %dval to i32 %4 = bitcast i64* %ptr0 to i32* store i32 %3, i32* %4, align 8 ret void @@ -219,15 +221,17 @@ entry: ; SOFT-DAG: call _Q_utoq ; SOFT-DAG: call _Q_qtou -define void @test_utoq_qtou(i64 %a, i32 %b, i64* %ptr0, fp128* %ptr1) { +define void @test_utoq_qtou(i64 %a, i32 %b, fp128* %c, fp128* %d, i64* %ptr0, fp128* %ptr1) { entry: %0 = uitofp i64 %a to fp128 store fp128 %0, fp128* %ptr1, align 8 - %1 = fptoui fp128 %0 to i64 + %cval = load fp128* %c, align 8 + %1 = fptoui fp128 %cval to i64 store i64 %1, i64* %ptr0, align 8 %2 = uitofp i32 %b to fp128 store fp128 %2, fp128* %ptr1, align 8 - %3 = fptoui fp128 %2 to i32 + %dval = load fp128* %d, align 8 + %3 = fptoui fp128 %dval to i32 %4 = bitcast i64* %ptr0 to i32* store i32 %3, i32* %4, align 8 ret void diff --git a/llvm/test/CodeGen/X86/float-conv-elim.ll b/llvm/test/CodeGen/X86/float-conv-elim.ll new file mode 100644 index 00000000000..13dde4a799d --- /dev/null +++ b/llvm/test/CodeGen/X86/float-conv-elim.ll @@ -0,0 +1,32 @@ +; RUN: llc -mcpu=x86-64 < %s | FileCheck %s + +; Make sure the float conversion is folded away as it should be. +; CHECK-LABEL: foo +; CHECK-NOT: cvt +; CHECK: movzbl +define i32 @foo(i8 %a) #0 { + %conv = uitofp i8 %a to float + %conv1 = fptosi float %conv to i32 + ret i32 %conv1 +} + +; CHECK-LABEL: foo2 +; CHECK-NOT: cvt +; CHECK: movsbl +define i32 @foo2(i8 %a) #0 { + %conv = sitofp i8 %a to float + %conv1 = fptosi float %conv to i32 + ret i32 %conv1 +} + +; CHECK-LABEL: bar +; CHECK-NOT: cvt +; CHECK: movl +define zeroext i8 @bar(i8 zeroext %a) #0 { + %conv = uitofp i8 %a to float + %conv1 = fptoui float %conv to i8 + ret i8 %conv1 +} + +attributes #0 = { nounwind ssp uwtable "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" } + |