summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2017-05-10 14:54:49 +0000
committerSanjay Patel <spatel@rotateright.com>2017-05-10 14:54:49 +0000
commit30a71573729a4306b9f94a8f0a1faf770b14a21f (patch)
treea5517102e2069419dfdb8e6d583ecb9ee0d0ea34 /llvm/test
parentc2dd0bdf17022f4a8054617f4065c4e2f6f6fcc7 (diff)
downloadbcm5719-llvm-30a71573729a4306b9f94a8f0a1faf770b14a21f.tar.gz
bcm5719-llvm-30a71573729a4306b9f94a8f0a1faf770b14a21f.zip
[InstCombine] remove redundant tests
The first test in this file is duplicated exactly in and.ll -> test33. We have commuted and vector variants there too. The second test is a composite of 2 folds. The first fold is tested independently in add.ll -> flip_and_mask (including vector variant). After that transform fires, the IR is identical to the first transform. llvm-svn: 302676
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/Transforms/InstCombine/bit-tracking.ll34
1 files changed, 0 insertions, 34 deletions
diff --git a/llvm/test/Transforms/InstCombine/bit-tracking.ll b/llvm/test/Transforms/InstCombine/bit-tracking.ll
deleted file mode 100644
index bd75e2cb723..00000000000
--- a/llvm/test/Transforms/InstCombine/bit-tracking.ll
+++ /dev/null
@@ -1,34 +0,0 @@
-; RUN: opt < %s -instcombine -S | FileCheck %s
-
-; This file contains various testcases that require tracking whether bits are
-; set or cleared by various instructions.
-
-; Reduce down to a single XOR
-define i32 @test3(i32 %B) {
-; CHECK-LABEL: @test3(
-; CHECK-NEXT: [[TMP_8:%.*]] = xor i32 %B, 1
-; CHECK-NEXT: ret i32 [[TMP_8]]
-;
- %ELIMinc = and i32 %B, 1
- %tmp.5 = xor i32 %ELIMinc, 1
- %ELIM7 = and i32 %B, -2
- %tmp.8 = or i32 %tmp.5, %ELIM7
- ret i32 %tmp.8
-}
-
-; Finally, a bigger case where we chain things together. This corresponds to
-; incrementing a single-bit bitfield, which should become just an xor.
-define i32 @test4(i32 %B) {
-; CHECK-LABEL: @test4(
-; CHECK-NEXT: [[TMP_8:%.*]] = xor i32 %B, 1
-; CHECK-NEXT: ret i32 [[TMP_8]]
-;
- %ELIM3 = shl i32 %B, 31
- %ELIM4 = ashr i32 %ELIM3, 31
- %inc = add i32 %ELIM4, 1
- %ELIM5 = and i32 %inc, 1
- %ELIM7 = and i32 %B, -2
- %tmp.8 = or i32 %ELIM5, %ELIM7
- ret i32 %tmp.8
-}
-
OpenPOWER on IntegriCloud