diff options
author | Daniel Sanders <daniel_l_sanders@apple.com> | 2018-04-30 17:20:01 +0000 |
---|---|---|
committer | Daniel Sanders <daniel_l_sanders@apple.com> | 2018-04-30 17:20:01 +0000 |
commit | 2de9d4ad5dade13f9f21337fc20af21fd84715f3 (patch) | |
tree | 0a8e1dd7562b9eecd414fc1ba53389c091b7ea5c /llvm/test | |
parent | 4bbcb5ab044f252bf4e9b075de0c78c321e0eb81 (diff) | |
download | bcm5719-llvm-2de9d4ad5dade13f9f21337fc20af21fd84715f3.tar.gz bcm5719-llvm-2de9d4ad5dade13f9f21337fc20af21fd84715f3.zip |
Fix infinite loop after r331115
There are two separate fixes here:
* The lowering code for non-extending loads should report UnableToLegalize instead of emitting the same instruction.
* The target should not be requesting lowering of non-extending loads.
llvm-svn: 331201
Diffstat (limited to 'llvm/test')
-rw-r--r-- | llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-vector.mir | 61 |
1 files changed, 61 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-vector.mir b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-vector.mir new file mode 100644 index 00000000000..5559d37bc22 --- /dev/null +++ b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-vector.mir @@ -0,0 +1,61 @@ +# RUN: not llc %s -o - -run-pass=legalizer 2>&1 | FileCheck %s + +# Check we don't infinitely loop on (currently) illegal non-extending loads +# CHECK: LLVM ERROR: unable to legalize instruction + +--- | + target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128" + target triple = "aarch64--linux-gnu" + + ; Function Attrs: noinline nounwind optnone + define dso_local float @simulated_vgetq_lane_f16(<8 x half> %vec, i32 %lane) #0 { + entry: + %__ret.i = alloca <4 x half>, align 8 + ret float 0.0 + } + + attributes #0 = { noinline nounwind optnone "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="cortex-a57" "target-features"="+crc,+crypto,+fp-armv8,+neon" "unsafe-fp-math"="false" "use-soft-float"="false" } +... +--- +name: simulated_vgetq_lane_f16 +alignment: 4 +exposesReturnsTwice: false +legalized: false +regBankSelected: false +selected: false +failedISel: false +tracksRegLiveness: true +liveins: +frameInfo: + isFrameAddressTaken: false + isReturnAddressTaken: false + hasStackMap: false + hasPatchPoint: false + stackSize: 0 + offsetAdjustment: 0 + maxAlignment: 16 + adjustsStack: false + hasCalls: true + stackProtector: '' + maxCallFrameSize: 4294967295 + hasOpaqueSPAdjustment: false + hasVAStart: false + hasMustTailInVarArgFunc: false + localFrameSize: 0 + savePoint: '' + restorePoint: '' +fixedStack: +stack: + - { id: 0, name: __ret.i, type: default, offset: 0, size: 8, alignment: 8, + stack-id: 0, callee-saved-register: '', callee-saved-restored: true, + debug-info-variable: '', debug-info-expression: '', debug-info-location: '' } +constants: +body: | + bb.1.entry: + liveins: $x0 + + %0:_(p0) = COPY $x0 + %1:_(<4 x s16>) = G_LOAD %0:_(p0) :: (load 8 from %ir.__ret.i) + $x1 = COPY %1(<4 x s16>) + +... |