diff options
author | Dmitri Gribenko <gribozavr@gmail.com> | 2012-12-06 21:24:47 +0000 |
---|---|---|
committer | Dmitri Gribenko <gribozavr@gmail.com> | 2012-12-06 21:24:47 +0000 |
commit | 1c704355cfaacff590f646de7da090075be18e92 (patch) | |
tree | 4d81d0bdfce2e3ff0b3d6f9334717cf0f3457890 /llvm/test | |
parent | 8150e9e55ab1cbfcc4388856e7b6498a70ff0248 (diff) | |
download | bcm5719-llvm-1c704355cfaacff590f646de7da090075be18e92.tar.gz bcm5719-llvm-1c704355cfaacff590f646de7da090075be18e92.zip |
Fix typos in CHECK lines.
Patch by Alexander Zinenko.
llvm-svn: 169547
Diffstat (limited to 'llvm/test')
-rw-r--r-- | llvm/test/CodeGen/ARM/domain-conv-vmovs.ll | 2 | ||||
-rw-r--r-- | llvm/test/CodeGen/Thumb2/thumb2-mul.ll | 2 | ||||
-rw-r--r-- | llvm/test/Transforms/InstCombine/mul.ll | 2 | ||||
-rw-r--r-- | llvm/test/Transforms/SROA/vector-promotion.ll | 4 |
4 files changed, 5 insertions, 5 deletions
diff --git a/llvm/test/CodeGen/ARM/domain-conv-vmovs.ll b/llvm/test/CodeGen/ARM/domain-conv-vmovs.ll index 0ebac94e137..b5586cc99fc 100644 --- a/llvm/test/CodeGen/ARM/domain-conv-vmovs.ll +++ b/llvm/test/CodeGen/ARM/domain-conv-vmovs.ll @@ -78,7 +78,7 @@ define float @test_ineligible(float, float %in) { ; use-def chains would be messed up. Primarily a compile-test (we used to ; internal fault). call void @bar() -; CHECL: bl bar +; CHECK: bl bar ; CHECK: vext.32 ; CHECK: vext.32 ret float %val diff --git a/llvm/test/CodeGen/Thumb2/thumb2-mul.ll b/llvm/test/CodeGen/Thumb2/thumb2-mul.ll index ac059bdaf05..a8134e63082 100644 --- a/llvm/test/CodeGen/Thumb2/thumb2-mul.ll +++ b/llvm/test/CodeGen/Thumb2/thumb2-mul.ll @@ -15,7 +15,7 @@ entry: ; CHECK: t1: ; CHECK: mla r0, r2, r0, r1 ; CHECK: add.w r0, r0, r0, lsl #3 -; CHECL: add.w r0, r3, r0, lsl #2 +; CHECK: add.w r0, r3, r0, lsl #2 %mul = mul i32 %n, %i %add = add i32 %mul, %j %0 = ptrtoint %struct.CMPoint* %thePoints to i32 diff --git a/llvm/test/Transforms/InstCombine/mul.ll b/llvm/test/Transforms/InstCombine/mul.ll index 6c8e6347634..bbc70fe3334 100644 --- a/llvm/test/Transforms/InstCombine/mul.ll +++ b/llvm/test/Transforms/InstCombine/mul.ll @@ -65,7 +65,7 @@ define i32 @test9(i32 %i) { ; CHECK: @test9 %j = mul i32 %i, -1 ; <i32> [#uses=1] ret i32 %j -; CHECJ: sub i32 0, %i +; CHECK: sub i32 0, %i } define i32 @test10(i32 %a, i32 %b) { diff --git a/llvm/test/Transforms/SROA/vector-promotion.ll b/llvm/test/Transforms/SROA/vector-promotion.ll index f1e118955d5..bb34e3f084a 100644 --- a/llvm/test/Transforms/SROA/vector-promotion.ll +++ b/llvm/test/Transforms/SROA/vector-promotion.ll @@ -295,7 +295,7 @@ entry: } define <2 x i8> @PR14349.1(i32 %x) { -; CEHCK: @PR14349.1 +; CHECK: @PR14349.1 ; The first testcase for broken SROA rewriting of split integer loads and ; stores due to smaller vector loads and stores. This particular test ensures ; that we can rewrite a split store of an integer to a store of a vector. @@ -317,7 +317,7 @@ entry: } define i32 @PR14349.2(<2 x i8> %x) { -; CEHCK: @PR14349.2 +; CHECK: @PR14349.2 ; The first testcase for broken SROA rewriting of split integer loads and ; stores due to smaller vector loads and stores. This particular test ensures ; that we can rewrite a split load of an integer to a load of a vector. |