summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2013-03-26 22:19:12 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2013-03-26 22:19:12 +0000
commit1ac7e662d4dd5da6b656ec253eb01d267166e09b (patch)
tree8f0a4eb6a252055761608fbd5b9a83f8b9316933 /llvm/test
parent2ebf08ecbddb66e0d631da2635326c75371482c2 (diff)
downloadbcm5719-llvm-1ac7e662d4dd5da6b656ec253eb01d267166e09b.tar.gz
bcm5719-llvm-1ac7e662d4dd5da6b656ec253eb01d267166e09b.zip
Enable SandyBridgeModel for all modern Intel P6 descendants.
All Intel CPUs since Yonah look a lot alike, at least at the granularity of the scheduling models. We can add more accurate models for processors that aren't Sandy Bridge if required. Haswell will probably need its own. The Atom processor and anything based on NetBurst is completely different. So are the non-Intel chips. llvm-svn: 178080
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/CodeGen/X86/misched-ilp.ll4
-rw-r--r--llvm/test/CodeGen/X86/sink-hoist.ll2
2 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/X86/misched-ilp.ll b/llvm/test/CodeGen/X86/misched-ilp.ll
index c6cedb7be87..4ca296ca92e 100644
--- a/llvm/test/CodeGen/X86/misched-ilp.ll
+++ b/llvm/test/CodeGen/X86/misched-ilp.ll
@@ -1,5 +1,5 @@
-; RUN: llc < %s -mtriple=x86_64-apple-macosx -mcpu=core2 -enable-misched -misched=ilpmax | FileCheck -check-prefix=MAX %s
-; RUN: llc < %s -mtriple=x86_64-apple-macosx -mcpu=core2 -enable-misched -misched=ilpmin | FileCheck -check-prefix=MIN %s
+; RUN: llc < %s -mtriple=x86_64-apple-macosx -mcpu=nocona -enable-misched -misched=ilpmax | FileCheck -check-prefix=MAX %s
+; RUN: llc < %s -mtriple=x86_64-apple-macosx -mcpu=nocona -enable-misched -misched=ilpmin | FileCheck -check-prefix=MIN %s
;
; Basic verification of the ScheduleDAGILP metric.
;
diff --git a/llvm/test/CodeGen/X86/sink-hoist.ll b/llvm/test/CodeGen/X86/sink-hoist.ll
index 649cd61ab78..2aca5b897d3 100644
--- a/llvm/test/CodeGen/X86/sink-hoist.ll
+++ b/llvm/test/CodeGen/X86/sink-hoist.ll
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86-64 -asm-verbose=false -mtriple=x86_64-unknown-linux-gnu -mcpu=nehalem -post-RA-scheduler=true | FileCheck %s
+; RUN: llc < %s -march=x86-64 -asm-verbose=false -mtriple=x86_64-unknown-linux-gnu -mcpu=nehalem -post-RA-scheduler=true -schedmodel=false | FileCheck %s
; Currently, floating-point selects are lowered to CFG triangles.
; This means that one side of the select is always unconditionally
OpenPOWER on IntegriCloud