summaryrefslogtreecommitdiffstats
path: root/llvm/test
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2011-06-15 16:48:02 +0000
committerChad Rosier <mcrosier@apple.com>2011-06-15 16:48:02 +0000
commit19a1f425a7f122f5c1734e213d8f7c90a13c68bb (patch)
treede42e51b2a1f7e34e99319d8cf4cc6bc0d1f9d1e /llvm/test
parent8f7eb81bf617a19bd7b33b241564dd91957eeee1 (diff)
downloadbcm5719-llvm-19a1f425a7f122f5c1734e213d8f7c90a13c68bb.tar.gz
bcm5719-llvm-19a1f425a7f122f5c1734e213d8f7c90a13c68bb.zip
TargetLoweringOpt is a struct used by DAGCombine, not a pass.
llvm-svn: 133062
Diffstat (limited to 'llvm/test')
-rw-r--r--llvm/test/CodeGen/X86/shl_undef.ll2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/X86/shl_undef.ll b/llvm/test/CodeGen/X86/shl_undef.ll
index f0c6402a9cd..54b74cc52ec 100644
--- a/llvm/test/CodeGen/X86/shl_undef.ll
+++ b/llvm/test/CodeGen/X86/shl_undef.ll
@@ -2,7 +2,7 @@
;
; Interesting test case where %tmp1220 = xor i32 %tmp862, %tmp592 and
; %tmp1676 = xor i32 %tmp1634, %tmp1530 have zero demanded bits after
-; TargetLoweringOpt pass. These are changed to undef and in turn
+; DAGCombiner optimization pass. These are changed to undef and in turn
; the successor shl(s) become shl undef, 1. This pattern then matches
; shl x, 1 -> add x, x. add undef, undef doesn't guarentee the low
; order bit is zero and is incorrect.
OpenPOWER on IntegriCloud