diff options
| author | Krzysztof Parzyszek <kparzysz@codeaurora.org> | 2018-07-20 21:55:55 +0000 |
|---|---|---|
| committer | Krzysztof Parzyszek <kparzysz@codeaurora.org> | 2018-07-20 21:55:55 +0000 |
| commit | 05337bdb50542c04f95f2497ca7fb32830fd7e28 (patch) | |
| tree | b53212f57d248063c99b3a90c572c539ab80484e /llvm/test | |
| parent | acf005676ebd747b762089ecfe5f9bd7f3a0bbd9 (diff) | |
| download | bcm5719-llvm-05337bdb50542c04f95f2497ca7fb32830fd7e28.tar.gz bcm5719-llvm-05337bdb50542c04f95f2497ca7fb32830fd7e28.zip | |
[Hexagon] Disable packets in test to avoid ordering issues in checks
llvm-svn: 337624
Diffstat (limited to 'llvm/test')
| -rw-r--r-- | llvm/test/CodeGen/Hexagon/vec-call-full1.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/CodeGen/Hexagon/vec-call-full1.ll b/llvm/test/CodeGen/Hexagon/vec-call-full1.ll index d8f562e3250..24cc97593ad 100644 --- a/llvm/test/CodeGen/Hexagon/vec-call-full1.ll +++ b/llvm/test/CodeGen/Hexagon/vec-call-full1.ll @@ -1,4 +1,4 @@ -; RUN: llc -march=hexagon -O2 < %s | FileCheck %s +; RUN: llc -march=hexagon < %s | FileCheck %s ; CHECK-DAG: v{{[0-9]+}} = vmem(r{{[0-9]+}}+#0) ; CHECK-DAG: v{{[0-9]+}} = vmem(r{{[0-9]+}}+#0) @@ -16,4 +16,4 @@ b0: declare void @f1(<32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>, <32 x i32>) #0 -attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length128b" } +attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length128b,-packets" } |
