summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2018-02-20 21:02:40 +0000
committerSanjay Patel <spatel@rotateright.com>2018-02-20 21:02:40 +0000
commite29caaa9c5f6ad4606ac67feaacc6ffa0f121bf9 (patch)
tree0e7a9847119d1b05d966519e7c1172bbc49d0edd /llvm/test/Transforms
parentff7b777bbe621d45aa3705a60a142c3eb84e44db (diff)
downloadbcm5719-llvm-e29caaa9c5f6ad4606ac67feaacc6ffa0f121bf9.tar.gz
bcm5719-llvm-e29caaa9c5f6ad4606ac67feaacc6ffa0f121bf9.zip
[PatternMatch] enhance m_SignMask() to ignore undef elements in vectors
llvm-svn: 325623
Diffstat (limited to 'llvm/test/Transforms')
-rw-r--r--llvm/test/Transforms/InstSimplify/AndOrXor.ll8
1 files changed, 2 insertions, 6 deletions
diff --git a/llvm/test/Transforms/InstSimplify/AndOrXor.ll b/llvm/test/Transforms/InstSimplify/AndOrXor.ll
index 55671430c4b..70c766097aa 100644
--- a/llvm/test/Transforms/InstSimplify/AndOrXor.ll
+++ b/llvm/test/Transforms/InstSimplify/AndOrXor.ll
@@ -16,9 +16,7 @@ define <2 x i32> @add_nsw_signbit(<2 x i32> %x) {
define <2 x i32> @add_nsw_signbit_undef(<2 x i32> %x) {
; CHECK-LABEL: @add_nsw_signbit_undef(
-; CHECK-NEXT: [[Y:%.*]] = xor <2 x i32> [[X:%.*]], <i32 undef, i32 -2147483648>
-; CHECK-NEXT: [[Z:%.*]] = add nsw <2 x i32> [[Y]], <i32 -2147483648, i32 undef>
-; CHECK-NEXT: ret <2 x i32> [[Z]]
+; CHECK-NEXT: ret <2 x i32> [[X:%.*]]
;
%y = xor <2 x i32> %x, <i32 undef, i32 -2147483648>
%z = add nsw <2 x i32> %y, <i32 -2147483648, i32 undef>
@@ -40,9 +38,7 @@ define <2 x i5> @add_nuw_signbit(<2 x i5> %x) {
define <2 x i5> @add_nuw_signbit_undef(<2 x i5> %x) {
; CHECK-LABEL: @add_nuw_signbit_undef(
-; CHECK-NEXT: [[Y:%.*]] = xor <2 x i5> [[X:%.*]], <i5 -16, i5 undef>
-; CHECK-NEXT: [[Z:%.*]] = add nuw <2 x i5> [[Y]], <i5 undef, i5 -16>
-; CHECK-NEXT: ret <2 x i5> [[Z]]
+; CHECK-NEXT: ret <2 x i5> [[X:%.*]]
;
%y = xor <2 x i5> %x, <i5 -16, i5 undef>
%z = add nuw <2 x i5> %y, <i5 undef, i5 -16>
OpenPOWER on IntegriCloud