diff options
| author | Suyog Sarda <suyog.sarda@samsung.com> | 2014-12-17 10:34:27 +0000 |
|---|---|---|
| committer | Suyog Sarda <suyog.sarda@samsung.com> | 2014-12-17 10:34:27 +0000 |
| commit | 43fae93da8b5c927d22e7ad0e63cf733c644b440 (patch) | |
| tree | d2c60469b55074fcbf4385a5d0c901594b93e81c /llvm/test/Transforms | |
| parent | 372deb091ef44158d60bb4cc28f9110ab948ed2f (diff) | |
| download | bcm5719-llvm-43fae93da8b5c927d22e7ad0e63cf733c644b440.tar.gz bcm5719-llvm-43fae93da8b5c927d22e7ad0e63cf733c644b440.zip | |
Revert 224119 "This patch recognizes (+ (+ v0, v1) (+ v2, v3)), reorders them for bundling into vector of loads,
and vectorizes it."
This was re-ordering floating point data types resulting in mismatch in output.
llvm-svn: 224424
Diffstat (limited to 'llvm/test/Transforms')
| -rw-r--r-- | llvm/test/Transforms/SLPVectorizer/AArch64/horizontaladd.ll | 27 |
1 files changed, 0 insertions, 27 deletions
diff --git a/llvm/test/Transforms/SLPVectorizer/AArch64/horizontaladd.ll b/llvm/test/Transforms/SLPVectorizer/AArch64/horizontaladd.ll deleted file mode 100644 index 2e66a5c414a..00000000000 --- a/llvm/test/Transforms/SLPVectorizer/AArch64/horizontaladd.ll +++ /dev/null @@ -1,27 +0,0 @@ -; RUN: opt < %s -basicaa -slp-vectorizer -S -mtriple=aarch64-unknown-linux-gnu -mcpu=cortex-a57 | FileCheck %s -target datalayout = "e-m:e-i64:64-i128:128-n32:64-S128" -target triple = "aarch64--linux-gnu" - -; float hadd (float *a) { -; return (a[0] + a[1]) + (a[2] + a[3]); -; } - -; CHECK-LABEL: @hadd -; CHECK: load <2 x float>* -; CHECK: fadd <2 x float> -; CHECK: extractelement <2 x float> - -define float @hadd(float* nocapture readonly %a) { -entry: - %0 = load float* %a, align 4 - %arrayidx1 = getelementptr inbounds float* %a, i64 1 - %1 = load float* %arrayidx1, align 4 - %add = fadd float %0, %1 - %arrayidx2 = getelementptr inbounds float* %a, i64 2 - %2 = load float* %arrayidx2, align 4 - %arrayidx3 = getelementptr inbounds float* %a, i64 3 - %3 = load float* %arrayidx3, align 4 - %add4 = fadd float %2, %3 - %add5 = fadd float %add, %add4 - ret float %add5 -} |

