summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/SROA/slice-width.ll
diff options
context:
space:
mode:
authorDavid Blaikie <dblaikie@gmail.com>2015-03-13 18:20:45 +0000
committerDavid Blaikie <dblaikie@gmail.com>2015-03-13 18:20:45 +0000
commitf72d05bc7bd83d8a808c2c8662873a0840f39b4d (patch)
treee791af176cc30d8c637cfeeaab5210b08ea7c1ed /llvm/test/Transforms/SROA/slice-width.ll
parent84f613532fb33fa0894c5836e7b5619f15f6c321 (diff)
downloadbcm5719-llvm-f72d05bc7bd83d8a808c2c8662873a0840f39b4d.tar.gz
bcm5719-llvm-f72d05bc7bd83d8a808c2c8662873a0840f39b4d.zip
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
Similar to gep (r230786) and load (r230794) changes. Similar migration script can be used to update test cases, which successfully migrated all of LLVM and Polly, but about 4 test cases needed manually changes in Clang. (this script will read the contents of stdin and massage it into stdout - wrap it in the 'apply.sh' script shown in previous commits + xargs to apply it over a large set of test cases) import fileinput import sys import re rep = re.compile(r"(getelementptr(?:\s+inbounds)?\s*\()((<\d*\s+x\s+)?([^@]*?)(|\s*addrspace\(\d+\))\s*\*(?(3)>)\s*)(?=$|%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|zeroinitializer|<|\[\[[a-zA-Z]|\{\{)", re.MULTILINE | re.DOTALL) def conv(match): line = match.group(1) line += match.group(4) line += ", " line += match.group(2) return line line = sys.stdin.read() off = 0 for match in re.finditer(rep, line): sys.stdout.write(line[off:match.start()]) sys.stdout.write(conv(match)) off = match.end() sys.stdout.write(line[off:]) llvm-svn: 232184
Diffstat (limited to 'llvm/test/Transforms/SROA/slice-width.ll')
-rw-r--r--llvm/test/Transforms/SROA/slice-width.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/test/Transforms/SROA/slice-width.ll b/llvm/test/Transforms/SROA/slice-width.ll
index a37a15aad90..6b6ab93dd0d 100644
--- a/llvm/test/Transforms/SROA/slice-width.ll
+++ b/llvm/test/Transforms/SROA/slice-width.ll
@@ -50,8 +50,8 @@ define void @memcpy_fp80_padding() {
; CHECK-LABEL: define void @memcpy_fp80_padding
; CHECK: alloca x86_fp80
; CHECK: call void @llvm.memcpy.p0i8.p0i8.i32
-; CHECK: load i64, i64* getelementptr inbounds (%union.Foo* @foo_copy_source, i64 0, i32 1)
-; CHECK: load i64, i64* getelementptr inbounds (%union.Foo* @foo_copy_source, i64 0, i32 2)
+; CHECK: load i64, i64* getelementptr inbounds (%union.Foo, %union.Foo* @foo_copy_source, i64 0, i32 1)
+; CHECK: load i64, i64* getelementptr inbounds (%union.Foo, %union.Foo* @foo_copy_source, i64 0, i32 2)
define void @memset_fp80_padding() {
%x = alloca %union.Foo
OpenPOWER on IntegriCloud