summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/SLPVectorizer/X86/arith-add-usat.ll
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2019-01-15 16:11:05 +0000
committerSanjay Patel <spatel@rotateright.com>2019-01-15 16:11:05 +0000
commitfad5bdaf952bdc43fde97a45333356224cf65f87 (patch)
tree712a7b5a060e51f2be4417ebf9d2b815a2246b16 /llvm/test/Transforms/SLPVectorizer/X86/arith-add-usat.ll
parent2b46d30fc7049fc5cc5b9f98df654509bb4d61a2 (diff)
downloadbcm5719-llvm-fad5bdaf952bdc43fde97a45333356224cf65f87.tar.gz
bcm5719-llvm-fad5bdaf952bdc43fde97a45333356224cf65f87.zip
[DAGCombiner] reduce buildvec of zexted extracted element to shuffle
The motivating case for this is shown in the first regression test. We are transferring to scalar and back rather than just zero-extending with 'vpmovzxdq'. That's a special-case for a more general pattern as shown here. In all tests, we're avoiding the vector-scalar-vector moves in favor of vector ops. We aren't producing optimal shuffle code in some cases though, so the patch is limited to reduce regressions. Differential Revision: https://reviews.llvm.org/D56281 llvm-svn: 351198
Diffstat (limited to 'llvm/test/Transforms/SLPVectorizer/X86/arith-add-usat.ll')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud