summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopStrengthReduce/ARM
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2017-04-20 19:54:02 +0000
committerTim Northover <tnorthover@apple.com>2017-04-20 19:54:02 +0000
commit8b1240b0f09d53863cb298c7519508ddead3c957 (patch)
tree1cac9a03fa15e5a1c881534db5a93e0cf571cdd3 /llvm/test/Transforms/LoopStrengthReduce/ARM
parent175d70ee5c2f03f640151488f5f33b7bd9b96f8d (diff)
downloadbcm5719-llvm-8b1240b0f09d53863cb298c7519508ddead3c957.tar.gz
bcm5719-llvm-8b1240b0f09d53863cb298c7519508ddead3c957.zip
ARM: handle post-indexed NEON ops where the offset isn't the access width.
Before, we assumed that any ConstantInt offset was precisely the access width, so we could use the "[rN]!" form. ISelLowering only ever created that kind, but further simplification during combining could lead to unexpected constants and incorrect codegen. Should fix PR32658. llvm-svn: 300878
Diffstat (limited to 'llvm/test/Transforms/LoopStrengthReduce/ARM')
-rw-r--r--llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll8
1 files changed, 3 insertions, 5 deletions
diff --git a/llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll b/llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll
index a9d1e875876..728f5dcac7b 100644
--- a/llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll
+++ b/llvm/test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll
@@ -198,7 +198,7 @@ for.end: ; preds = %for.body
; @testNeon is an important example of the nead for ivchains.
;
-; Currently we have three extra add.w's that keep the store address
+; Currently we have two extra add.w's that keep the store address
; live past the next increment because ISEL is unfortunately undoing
; the store chain. ISEL also fails to convert all but one of the stores to
; post-increment addressing. However, the loads should use
@@ -207,12 +207,10 @@ for.end: ; preds = %for.body
;
; A9: testNeon:
; A9: %.lr.ph
-; A9-NOT: lsl.w
-; A9-NOT: {{ldr|str|adds|add r}}
-; A9: vst1.8 {{.*}} [r{{[0-9]+}}]!
-; A9-NOT: {{ldr|str|adds|add r}}
; A9: add.w r
+; A9-NOT: lsl.w
; A9-NOT: {{ldr|str|adds|add r}}
+; A9: vst1.8 {{.*}} [r{{[0-9]+}}], r{{[0-9]+}}
; A9: add.w r
; A9-NOT: {{ldr|str|adds|add r}}
; A9-NOT: add.w r
OpenPOWER on IntegriCloud