diff options
| author | Devang Patel <dpatel@apple.com> | 2007-07-31 08:04:17 +0000 |
|---|---|---|
| committer | Devang Patel <dpatel@apple.com> | 2007-07-31 08:04:17 +0000 |
| commit | dd34d91e1a3cb582612c69bd126dc9371dc99ffb (patch) | |
| tree | 10fa819655a61a5832eb27d360c27d82d5bd58d7 /llvm/test/Transforms/LCSSA | |
| parent | 12c6be84ffb6f6b10f1be1f25307b0da92424da6 (diff) | |
| download | bcm5719-llvm-dd34d91e1a3cb582612c69bd126dc9371dc99ffb.tar.gz bcm5719-llvm-dd34d91e1a3cb582612c69bd126dc9371dc99ffb.zip | |
Bunch of tests to check loop passes.
llvm-svn: 40629
Diffstat (limited to 'llvm/test/Transforms/LCSSA')
| -rw-r--r-- | llvm/test/Transforms/LCSSA/2007-07-12-LICM-2.ll | 17 | ||||
| -rw-r--r-- | llvm/test/Transforms/LCSSA/2007-07-12-LICM-3.ll | 24 | ||||
| -rw-r--r-- | llvm/test/Transforms/LCSSA/2007-07-12-LICM.ll | 14 |
3 files changed, 55 insertions, 0 deletions
diff --git a/llvm/test/Transforms/LCSSA/2007-07-12-LICM-2.ll b/llvm/test/Transforms/LCSSA/2007-07-12-LICM-2.ll new file mode 100644 index 00000000000..58bb19dc69c --- /dev/null +++ b/llvm/test/Transforms/LCSSA/2007-07-12-LICM-2.ll @@ -0,0 +1,17 @@ +; RUN: llvm-as < %s | opt -loop-rotate -licm -loop-unswitch -disable-output +define i32 @main(i32 %argc, i8** %argv) { +entry: + br label %bb7 + +bb7: ; preds = %bb7, %entry + %tmp39 = load <4 x float>* null ; <<4 x float>> [#uses=1] + %tmp40 = add <4 x float> %tmp39, < float 2.000000e+00, float 3.000000e+00, float 1.000000e+00, float 0.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp43 = add <4 x float> %tmp40, < float 1.000000e+00, float 1.000000e+00, float 0.000000e+00, float 2.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp46 = add <4 x float> %tmp43, < float 3.000000e+00, float 0.000000e+00, float 2.000000e+00, float 4.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp49 = add <4 x float> %tmp46, < float 0.000000e+00, float 4.000000e+00, float 6.000000e+00, float 1.000000e+00 > ; <<4 x float>> [#uses=1] + store <4 x float> %tmp49, <4 x float>* null + br i1 false, label %bb7, label %bb56 + +bb56: ; preds = %bb7 + ret i32 0 +} diff --git a/llvm/test/Transforms/LCSSA/2007-07-12-LICM-3.ll b/llvm/test/Transforms/LCSSA/2007-07-12-LICM-3.ll new file mode 100644 index 00000000000..79370ee4340 --- /dev/null +++ b/llvm/test/Transforms/LCSSA/2007-07-12-LICM-3.ll @@ -0,0 +1,24 @@ +; RUN: llvm-as < %s | opt -loop-rotate -licm -loop-unswitch -disable-output + +define i32 @main(i32 %argc, i8** %argv) { +entry: + br label %bb + +bb: ; preds = %bb56, %entry + br label %bb7 + +bb7: ; preds = %bb7, %bb + %tmp39 = load <4 x float>* null ; <<4 x float>> [#uses=1] + %tmp40 = add <4 x float> %tmp39, < float 2.000000e+00, float 3.000000e+00, float 1.000000e+00, float 0.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp43 = add <4 x float> %tmp40, < float 1.000000e+00, float 1.000000e+00, float 0.000000e+00, float 2.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp46 = add <4 x float> %tmp43, < float 3.000000e+00, float 0.000000e+00, float 2.000000e+00, float 4.000000e+00 > ; <<4 x float>> [#uses=1] + %tmp49 = add <4 x float> %tmp46, < float 0.000000e+00, float 4.000000e+00, float 6.000000e+00, float 1.000000e+00 > ; <<4 x float>> [#uses=1] + store <4 x float> %tmp49, <4 x float>* null + br i1 false, label %bb7, label %bb56 + +bb56: ; preds = %bb7 + br i1 false, label %bb, label %bb64 + +bb64: ; preds = %bb56 + ret i32 0 +} diff --git a/llvm/test/Transforms/LCSSA/2007-07-12-LICM.ll b/llvm/test/Transforms/LCSSA/2007-07-12-LICM.ll new file mode 100644 index 00000000000..1c9830e03d9 --- /dev/null +++ b/llvm/test/Transforms/LCSSA/2007-07-12-LICM.ll @@ -0,0 +1,14 @@ +; RUN: llvm-as < %s | opt -loop-rotate -licm -loop-unswitch -disable-output +define i32 @main(i32 %argc, i8** %argv) { +entry: + br label %bb7 + +bb7: ; preds = %bb7, %entry + %tmp39 = load <4 x float>* null ; <<4 x float>> [#uses=1] + %tmp40 = add <4 x float> %tmp39, < float 2.000000e+00, float 3.000000e+00, float 1.000000e+00, float 0.000000e+00 > ; <<4 x float>> [#uses=0] + store <4 x float> zeroinitializer, <4 x float>* null + br i1 false, label %bb7, label %bb56 + +bb56: ; preds = %bb7 + ret i32 0 +} |
